This document discusses various topics related to sequential and datapath circuits including state retention registers, level-converter flip-flops, sequencing dynamic circuits, synchronizers, wave pipelining, and addition/subtraction circuits. Specific sections cover state retention registers, level-converter flip-flops, two-phase timing, sequencing dynamic circuits, synchronizers, wave pipelining, case studies of Pentium 4 and Itanium 2 sequencing, and addition/subtraction, one/zero detectors, comparators, counters, logical operations, and coding.
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0 ratings0% found this document useful (0 votes)
50 views1 page
Chapter 11 Datapath Subsystems: Enhanced
This document discusses various topics related to sequential and datapath circuits including state retention registers, level-converter flip-flops, sequencing dynamic circuits, synchronizers, wave pipelining, and addition/subtraction circuits. Specific sections cover state retention registers, level-converter flip-flops, two-phase timing, sequencing dynamic circuits, synchronizers, wave pipelining, case studies of Pentium 4 and Itanium 2 sequencing, and addition/subtraction, one/zero detectors, comparators, counters, logical operations, and coding.
Learning OpenStack Networking (Neutron), Second Edition: Wield the power of OpenStack Neutron networking to bring network infrastructure and capabilities to your cloud