0% found this document useful (1 vote)
252 views2 pages

Circuit Diagram of A Two-Stage Inverter Chain.: VCC 5.0V

This circuit diagram shows a two-stage inverter chain using enhancement mode N-MOSFET transistors. Transistor Q1 acts as an input, and its output controls the gate of intermediate transistor Q2. The output of Q2 then controls the final output transistor Q3. When Q1 is on, it brings the gate of Q2 below its threshold, turning it off and producing a high output from Q3. And when Q1 is off, Q2 turns on and pulls the output of Q3 low, inverting the input signal through two stages.

Uploaded by

Mohammad Raheel
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (1 vote)
252 views2 pages

Circuit Diagram of A Two-Stage Inverter Chain.: VCC 5.0V

This circuit diagram shows a two-stage inverter chain using enhancement mode N-MOSFET transistors. Transistor Q1 acts as an input, and its output controls the gate of intermediate transistor Q2. The output of Q2 then controls the final output transistor Q3. When Q1 is on, it brings the gate of Q2 below its threshold, turning it off and producing a high output from Q3. And when Q1 is off, Q2 turns on and pulls the output of Q3 low, inverting the input signal through two stages.

Uploaded by

Mohammad Raheel
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

Circuit Diagram of a two-stage inverter chain.

VCC
5.0V
Q2
2N6660 R1 100Ω

X1

2.5V
U1
0 Q3
Q1
Key = Space 2N6660
2N6660
Working and Explanation:

The Enhancement N-MOSFET has no channel between source and drain. It always requires a proper gate
voltage to make a proper channel between the source and the drain. It operates only in the
enhancement mode and has no depletion mode. It start’s conducting when VGS has get voltage .That
minimum value of VGS is the threshold value to start turning ON Enhancement N-MOSFET. So when we
give a logic 1 in input of transistor A, it would ON, mean drain current starts flowing from the source to
the drain and when this output gives to intermediate transistor B its gives Voltages in the output Vo
which is lower than the threshold voltage of transistor B to make sure that B is OFF in logic 0. Due to
this load transistor C is always on and operating in saturation condition and its behaves to be equal to RL
and similarly when u give logic 0 input of Transistor A its operates vice versa.

You might also like