MP4027

Primary-Side Control,
Offline LED Controller with Active PFC,
The Future of Analog IC Technology
NTC and PWM Dimming

DESCRIPTION FEATURES
The MP4027 is a primary-side-control, offline  Real-Current Control without Secondary-
LED lighting controller. In a tiny TSOT23-8 Feedback Circuit
package, it achieves high power factor (PF) and  <2% Line/Load Regulation
accurate LED current for isolated, single-power-  NTC Thermal Current Fold-Back
stage lighting applications.  PWM Dimming Available
This simplifies LED-lighting-system design  High PF (≥0.9) over Universal Input Voltage
significantly by eliminating the secondary-side  Valley Switching Mode for Improved
feedback components and the optocoupler. Efficiency
 Brown-Out Protection
The MP4027 integrates power factor correction
 Over-Voltage Protection
(PFC) and valley switching mode to reduce
MOSFET switching losses.  Short-Circuit Protection
 Over-Temperature Protection
The MP4027 has NTC function and allows  Primary-Side Over-Current Protection
PWM dimming.  Cycle-By-Cycle Current Limit
To enhance system reliability and safety, the  VCC Under-Voltage Lockout Protection
MP4027 has multiple internally integrated  Auto-Restart Function
protection features, including over-voltage  Available in TSOT23-8 Package
protection (OVP), short-circuit protection (SCP),
primary-side over-current protection (OCP), APPLICATIONS
brown-out protection, over-temperature  Solid-State Lighting
protection (OTP), cycle-by-cycle current limit,  Industrial and Commercial Lighting
VCC under-voltage lockout (UVLO), and auto-  Residential Lighting
restart function.
All MPS parts are lead-free and adhere to the RoHS directive. For MPS green
status, please visit MPS website under Products, Quality Assurance page.
“MPS” and “The Future of Analog IC Technology” are registered trademarks of
Monolithic Power Systems, Inc.

TYPICAL APPLICATION CIRCUIT

MULT

MP4027 Rev. 1.02 www.MonolithicPower.com 1

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

ORDERING INFORMATION
Part Number Package Top Marking
MP4027GJ* TSOT23-8 See Below

* For Tape & Reel, add suffix –Z (e.g. MP4027GJ–Z)

TOP MARKING

AHK: product code of MP4027GJ;

Y: year code.

PACKAGE REFERENCE
TOP VIEW

VCC 1 8 GATE

MULT 2 7 CS/ZCD

NTC 3 6 FB

COMP 4 5 GND

TSOT23-8

MP4027 Rev. 1.02 www.MonolithicPower.com 2

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

ABSOLUTE MAXIMUM RATINGS (1) Thermal Resistance

(4)
θJA θJC
VCC ..............................................-0.3V to +30V TSOT23-8………………... 100.... 55.. °C/W
GATE Drive Voltage .....................-0.3V to +17V
Notes:
CS/ZCD .........................................-0.3V to 6.5V 1) Exceeding these ratings may damage the device.
Other Analog Inputs and Outputs ..-0.3V to 6.5V 2) The maximum allowable power dissipation is a function of the
Max. GATE Source Current ....................... 0.8A maximum junction temperature TJ(MAX), the junction-to-
ambient thermal resistance θJA, and the ambient temperature
Max. GATE Sink Current ............................. -1A TA. The maximum allowable continuous power dissipation at
(2) any ambient temperature is calculated by PD(MAX) = (TJ (MAX)-
Continuous Power Dissipation (TA = +25°C)
TA)/θJA. Exceeding the maximum allowable power dissipation
TSOT23-8 ................................................ 1.25W will cause excessive die temperature, and the regulator will go
Junction Temperature .............. -40C to +150C into thermal shutdown. Internal thermal shutdown circuitry
protects the device from permanent damage.
Lead Temperature ....................................260°C 3) The device is not guaranteed to function outside of its operating
Storage Temperature............... -65°C to +150°C conditions.
4) Measured on JESD51-7, 4-layer PCB.
(3)
Recommended Operating Conditions
Supply Voltage VCC .........................12V to 28V
Operating Junction Temp. (TJ). -40°C to +125°C

MP4027 Rev. 1.02 www.MonolithicPower.com 3

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

ELECTRICAL CHARACTERISTICS
Typical values are at VCC = 20V, TJ = +25°C, unless otherwise noted.
Minimum and maximum values are at VCC = 20V, TJ = -40°C to +125°C, unless otherwise noted,
guaranteed by characterization.
Parameter Symbol Condition Min Typ Max Units
Supply Voltage
Operating Range VCC After turn on 12 28 V
Turn-On Threshold VCCON VCC rising edge 23.0 25.5 28.0 V
Turn-Off Threshold VCCOFF VCC falling edge 8.4 9.5 11.0 V
Hysteretic Voltage VCCHYS 14.2 15.7 17.3 V
Supply Current
Start-Up Current ISTARTUP VCC= VCCON -1V 20 50 µA
Quiescent Current IQ No switching 0.6 0.82 mA
Operating Current Under Fault
No switching 2 mA
Condition
Operating Current ICC fs =70kHz, CGATE=1nF 2 3 mA
Multiplier
Linear Operation Range VMULT 0 3 V
Gain K(5) 1.3 1/V
Brown-Out Protection Threshold 280 298 316 mV
Brown-Out Detection Time 25 42 60 ms
Brown-Out Protection Hysteretic
90 100 110 mV
Voltage
NTC
High-Threshold Voltage VH_NTC 1.17 1.23 1.29 V
Low-Threshold Voltage VL_NTC 0.67 0.77 0.87 V
Shutdown Threshold VSD_NTC 0.355 0.39 0.425 V
Shutdown-Voltage Hysteretic 85 100 115 mV
Pull-Up Current Source IPULL_UP 44 54 64 μA
Leakage Current ILEAKAGE 1 μA
Error Amplifier
Reference Voltage VREF 0.401 0.413 0.425 V
(6)
Transconductance GEA 125 µA/V
Upper Clamp Voltage VCOMP_H 4.5 4.75 5.1 V
Lower Clamp Voltage VCOMP_L 1.42 1.5 1.58 V
Max. Source Current(6) ICOMP_SOURCE 50 µA
Max. Sink Current(6) ICOMP_SINK -200 µA

MP4027 Rev. 1.02 www.MonolithicPower.com 4

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

ELECTRICAL CHARACTERISTICS (continued)

Typical values are at VCC = 20V, TJ = +25°C, unless otherwise noted.
Minimum and maximum values are at VCC = 20V, TJ = -40°C to +125°C, unless otherwise noted,
guaranteed by characterization.
Parameter Symbol Condition Min Typ Max Units
Current Sense Comparator and Zero Current Detector
CS/ZCD Bias Current IBIAS_CS/ZCD 500 nA
Leading-Edge-Blanking Time tLEB_CS 290 400 650 ns
Current-Sense Clamp Voltage VCS_CLAMP 1.9 2.0 2.1 V
Over-Current Protection,
tLEB_CS_OCP 190 280 480 ns
Leading-Edge-Blanking Time
Over-Current Protection
VCS_OCP 2.36 2.46 2.56 V
Threshold
Zero-Current Detection Threshold VZCD_T VZCD falling edge 0.270 0.295 0.318 V
Zero-Current Detect Hysteresis VZCD_HYS 562 595 628 mV
After turn-off,
1.2 1.6 2.1 μs
VMULT_O(5) >0.3V
ZCD Blanking Time tLEB_ZCD
After turn-off,
0.6 0.8 1.1 μs
VMULT_O ≤0.3V
After turn-off,
1.2 1.6 2.1 μs
VMULT_O >0.3V
Over-Voltage Blanking Time tLEB_OVP
After turn-off,
0.6 0.8 1.1 μs
VMULT_O ≤0.3V
Over-Voltage Protection
VZCD_OVP 1.6μs delay after turn-off 4.9 5.1 5.4 V
Threshold
Minimum Off Time tOFF_MIN 4 5.5 8 µs
Starter
Start-Timer Period tSTART 190 µs
Gate Driver
Output-Clamp Voltage VGATE_CLAMP VCC=28V 13.0 14.5 17.0 V
Minimum-Output Voltage VGATE_MIN VCC=VCCOFF + 50mV 6.7 V
(6)
Max. Source Current IGATE_SOURCE 0.8 A
(6)
Max. Sink Current IGATE_SINK -1 A
Thermal Shutdown
Thermal Shutdown Threshold(6) TSD 150 °C
Thermal Shutdown Recovery
THYS 25 °C
Hysteresis(6)
Notes:
5) The multiplier output VMULT_O is given by: VCS=VMULT_O=K•VMULT• (VCOMP-1.5)
6) Guaranteed by characterization.

MP4027 Rev. 1.02 www.MonolithicPower.com 5

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

TYPICAL PERFORMANCE CHARACTERISTICS

VIN = 90VAC to 264VAC, Isolated Flyback Converter, 6 LEDs in series, VOUT = 20V, ILED=350mA, TA
= 25°C, unless otherwise noted.

MP4027 Rev. 1.02 www.MonolithicPower.com 6

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

VIN = 90VAC to 264VAC, Isolated Flyback Converter, 6 LEDs in series, VOUT = 20V, ILED=350mA, TA
= 25°C, unless otherwise noted.

MP4027 Rev. 1.02 www.MonolithicPower.com 7

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

PIN FUNCTIONS
Pin # Name Description

Power Supply Input. Supply power for the control signals and driving high-current
1 VCC
MOSFET. Bypass to ground with an external bulk capacitor (typically 4.7µF).

Multiplier Input. Connect to the tap of resistor divider between the rectified AC line and
2 MULT GND. The half-wave sinusoid provides a reference signal for the internal-current-control
loop. MULT is used for brown-out protection detection.

LED Temperature Protection. Connect an NTC resistor from this pin to GND can reduce
the output current to protect the LED when ambient temperature rising high. Apply an
external PWM signal on this pin can dim the LED with PWM mode.
3 NTC
A 2.2nF to 4.7nF ceramic cap is recommended to connect from NTC to GND to bypass
the high frequency noise when activate temperature protection. For PWM dimming, the
cap can be removed.

Loop Compensation Input. Connect a compensation network to stabilize the LED driver
4 COMP
and maintain an accurate LED current.

5 GND Ground. Current return for the control signal and the gate-drive signal.

Feedback Input. If the accurate LED current is needed, connect this pin to the LED-
6 FB
current-sensing resistor.

Current-Sense and Zero-Current Detection. This is a MPS proprietary dual function pin.
When the gate driver turns on, CS/ZCD senses the MOSFET current. The difference
between the sensed voltage and the internal sinusoidal-current-reference determines
when the MOSFET turns off.
When the gate driver turns off, the zero crossing (after blanking time) triggers GATE turn-
on signal. Connect CS/ZCD to a resistor divider through a diode between the auxiliary
winding and GND.
Output over-voltage condition is detected through ZCD. During every turn-off interval, if
the ZCD voltage exceeds the over-voltage protection threshold, after the 1.6µs
7 CS/ZCD (VMULT_O>0.3V) or 0.8µs (VMULT_O≤0.3V) blanking time, over-voltage protection is triggered
and the system stops switching until auto-restart.
CS/ZCD is used for primary-side over-current protection. If the sensing voltage reaches
2.46V (after blanking time), the primary-side over-current protection is triggered and the
system stops switching until auto-restart.
A 10pF ceramic cap is recommended to connect CS/ZCD to GND to bypass the high-
frequency noise. In order to reduce RC delay influence on the accuracy of the current-
sensing signal, a 1kΩ down-side resistance (RZCD2 in Figure 7) from CS/ZCD is
recommended.

Gate Drive Output. This totem-pole output stage can drive a high-power MOSFET with a
peak current of 0.8A source and 1A sink. The high-voltage limit is clamped to 14.5V to
8 GATE
avoid excessive gate-drive voltage. The drive-voltage is higher than 6.7V to guarantee a
sufficient drive capacity.

MP4027 Rev. 1.02 www.MonolithicPower.com 8

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

FUNCTION DIAGRAM

Figure 1: MP4027 Function Block Diagram

MP4027 Rev. 1.02 www.MonolithicPower.com 9

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

OPERATION
The MP4027 is a primary-side control, offline
LED controller. It incorporates all the features of
high-performance LED lighting. The LED
current is controlled accurately with the real-
current control method from primary-side
information. Active power factor correction
(PFC) eliminates unwanted harmonic noise on
the AC line. The rich protection features
achieve high safety and reliability in real
application.
Start Up
Initially, the VCC cap is charged by the start-up
resistor from the AC line. When VCC reaches
25.5V, the control logic activates and the gate
driver signal begins to switch; the power supply
is taken over by the auxiliary winding.
The chip shuts down when VCC drops below
9.5V.
The high hysteretic voltage allows for a small
VCC capacitor (typically 4.7μF) to shorten the Figure 2: Valley Switching Mode
start-up time.
Valley Switching Mode
During the external MOSFET ON-time (tON), the
rectified-input voltage (VBUS) charges the
primary-side inductor (LP) causing the primary-
side current (IPRI) to increase linearly from zero
to peak value (IPK). When the MOSFET turns off,
the energy stored in the inductor is transferred
to the secondary-side, which activates the
secondary-side diode to power the load. The
secondary current (ISEC) decreases linearly from Figure 3: Zero-Current Detector
its peak value to zero. When the secondary Real-Current Control
current decreases to zero, the MOSFET drain-
source voltage starts oscillating, which is The proprietary real-current-control method
caused by the primary-side magnetizing allows the MP4027 to control the secondary-
inductance and parasitic capacitances—the side LED current using primary-side information.
voltage ring also is reflected on the auxiliary The mean value of the output LED current is
winding (see Figure 2). To improve primary- calculated approximately as:
control precision, the chip monitors when ZCD N  VREF
Io 
voltage falls to zero twice before the next 2  RS
switching period. The zero-current detector
from CS/ZCD generates GATE turn-on signal  N—Turn ratio between primary side and
when the ZCD voltage falls below 0.295V the secondary side;
second time (see Figure 3).
This virtually eliminates switch turn-on loss and
diode reverse-recovery losses, ensuring high
efficiency and low EMI noise.

MP4027 Rev. 1.02 www.MonolithicPower.com 10

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

 VREF—The feedback reference voltage unnecessary IC shut down if ZCD misses

(typical 0.413V); detection.

 RS—The sensing resistor connected Minimum Off Time

between the MOSFET source and GND. The MP4027 operates with variable switching
Power-Factor Correction (PFC) frequency. The frequency changes with the
input instantaneous line voltage. To limit the
MULT is connected to a pull-up resistor from maximum frequency and enhance EMI
the rectified-instantaneous-line voltage; the performance, the chip employs an internal
multiplier output is sinusoidal. This signal sets minimum OFF-time of 5.5µs.
the sinusoidal primary side peak current. This
achieves a high power factor (PF). Leading-Edge Blanking (LEB)
Multiplier output Internal leading-edge-blanking (LEB) is
employed to prevent a switching pulse from
Inductor current terminating prematurely due to parasitic
capacitance discharging when the MOSFET
turns on. During the blanking time, the path
from CS/ZCD to the current comparator input is
blocked. Figure 6 shows the leading-edge
blanking time. The LEB time of primary-side
OCP detection is relatively short at 280ns.
Figure 4: Power-Factor Correction
VCS
The maximum output voltage of the multiplier is
clamped to 2.0V, setting the cycle-by-cycle
tLEB =400 ns
current limit.
VCC Under-Voltage Lockout (UVLO)
When the VCC voltage drops below the UVLO
threshold 9.5V, the IC stops switching and
shuts down; the operating current is very low t
under this condition. VCC is then charged by Figure 6: Leading-Edge Blanking
the external resistor from the AC line. Figure 5
shows the typical waveform of UVLO.
Output Over-Voltage Protection (OVP)
Output over-voltage protection prevents
component damage from over-voltage
conditions. The auxiliary winding’s positive
plateau voltage is proportional to the output
voltage; the OVP uses the auxiliary-winding
voltage instead of directly monitoring the output
voltage.

Figure 5: VCC Under-Voltage Lockout Figure 7 shows the OVP circuit. Once the ZCD
voltage is higher than 5.1V and exceeds the
Auto Starter OVP blanking time (during the gate turn-off
The MP4027 integrates an auto-restart that interval), the OVP signal is latched, turning the
begins timing when the MOSFET turns off. If gate driver off. When VCC drops below UVLO,
ZCD fails to send a turn-on signal after 190µs, a the IC restarts.
turn-on signal is initiated. This avoids an

MP4027 Rev. 1.02 www.MonolithicPower.com 11

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

The output OVP setting point is calculated as: frequency of the power circuit drops to about
5kHz and the output current is limited to its
NAUX R ZCD2
VOUT _ OVP    5.1V nominal current. The auxiliary-winding voltage
NSEC R ZCD1  R ZCD2 drops to follow the secondary-winding voltage,
 VOUT_OVP—The output over-voltage VCC drops to less than the UVLO threshold,
protection point; and then the system restarts. This sequence
limits both the output power and IC temperature
 NAUX— The auxiliary winding turns; if an output short occurs.
 NSEC— The secondary winding turns Primary-Side Over-Current Protection (OCP)

Gate
The primary-side over-current protection
prevents device damage from excessive current,
Gate_OFF such as a primary winding short circuit. If the
CS/ZCD CS/ZCD voltage rises to 2.46V during the gate
+
Latch - RZCD 2 turn-on interval (see Figure 9), the primary-side
5.1V R1 over-current protection signal is latched, turning
OVP
Blanking time RZCD 1 the gate driver off. When VCC drops below
UVLO, the IC restarts.

Figure 7: OVP Sampling Unit

To prevent a voltage spike from an OVP mis-
trigger, OVP sampling has a tLEB_OVP blanking
period, typically 1.6µs when VMULT_O > 0.3V and
0.8µs when VMULT_O ≤ 0.3V (see Figure 8).

Sampling Here
VCS/ZCD

Figure 9: Primary-Side OCP Sampling Unit

Brown-Out Protection
The MP4027 has brown-out protection; the
internal peak detector detects the peak value of
0V
t LE B _OV P the rectified sinusoid waveform on MULT. If the
peak value is less than the brown-out protection
Figure 8: ZCD Voltage and OVP Sampler threshold, 0.298V for typically 42ms, MP4027
identifies this as a brown-out, dropping COMP
A current-limit resistor between the output of to zero and disabling the power circuit. If the
the auxiliary winding and the ZCD resistor peak value exceeds 0.398V, the IC restarts and
divider also works as a suppresser to avoid an the COMP voltage rises again softly. This
OVP mis-trigger. feature prevents the transformer and LED
Output Short-Circuit Protection (SCP) current from saturating during fast ON/OFF
switching (see Figure 10).
If an output short occurs, ZCD cannot detect
the transformer’s zero-current-crossing signal,
so the 190μs auto-restart timer triggers the
MOSFET’s turn-on signal. The switching

MP4027 Rev. 1.02 www.MonolithicPower.com 12

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

VCC PWM Dimming

The MP4027 can accept direct PWM dimming
Brown out
happen
Brown
out signal. Applying a PWM signal (>200Hz) on
Brown out
recover
NTC pin can achieve dimming performance.
Vbus detected

Following the NTC curve of Figure 11, if the

high level of the PWM signal is higher than
V peak_ Mult VH_NTC, the internal reference voltage VREF is full
scale. And if the low level of the PWM signal is
lower than VSD_NTC, the internal reference
Vcomp
voltage VREF is at the minimal value. Then the
internal reference voltage of EA can be
Vgate modulated as the external PWM dimming signal
to capture the duty cycle information.
Figure 10: Brown-Out Protection Waveforms To Multiplier
NTC Thermal Protection COMP
The NTC provides LED thermal protection. A
NTC resistor to monitor the LED temperature CCOMP
EA
can be connected to this pin directly. The
internal pull-up resistor generates a Current
VREF Caculation
corresponding voltage on the external NTC NTC
resistor, and the LED current changes as NTC PWM Signal
voltage changes. Figure 11 shows the NTC CS
curve.
Figure 12: PWM Dimming
Io
With large COMP cap, the loop response is
Iset slow. As long as the PWM frequency is higher
than 200Hz, the duty cycle information can be
filtered and averaged by COMP. Then, by the
close loop control, the output LED current
Iset/3 linearly changes with dimming duty from
maximum to minimum.
0 IC Thermal Shut Down
VSD_NTC

VH_NTC
VL_NTC

VNTC To prevent thermal damage to the system and

IC, if internal temperatures exceed 150°C, the
Figure 11: NTC Curve MP4027 stops switching and the IC is latched
off until VCC drops below UVLO and restarts.
If the NTC voltage drops below VSD_NTC, the
LED current drops to minimum output, the Design Example
minimum output current is determined by gate For the design example, please refer to MPS
minimum on time. (equal to 400ns LEB time) application note AN076 for the detailed design
procedure and information.

MP4027 Rev. 1.02 www.MonolithicPower.com 13

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

NON-ISOLATED APPLICATIONS
Although isolated solutions can prevent electric BUS
shock from the grid when touching the load,
they cause power loss and increase costs. N1
Non-isolated solutions achieve higher efficiency
and are highly cost-effective.
Generally, the flyback converter is used for
offline, isolated applications. For the non- N2
isolated applications, a low-side buck-boost
topology is used. The MP4027 can operate in
both offline isolated and non-isolated LED-
lighting applications (see Figure 19).
Operation of Low-Side Buck-Boost GATE
The low-side buck-boost equates to a flyback CS
converter with a 1:1 turn ratio transformer. As
opposed to an isolated solution, there is not a
separate primary and secondary winding,
making a smaller core size. This saves cost and
improves the efficiency of the driver. Figure 13: Tapped-Inductor for Low-Side Buck-
Boost Solution
The Selection of FET & Rectifier Diode
Shown in Figure 13, the tapped-inductor
Since it is just an inductor for non-isolated includes two windings (N1 & N2) and a tap to
solution, compared with isolated solution, at connect the rectifier diode. When the power
same output voltage, the power FET can be FET is turned on, the current goes through both
selected with lower voltage rating. But, of the windings. When the power FET is off,
oppositely, the voltage rating of rectifier diodes only N1 conducts the current through the
for output and aux-winding must be increased. rectifier diode. The stored energy of N2 is
Improvement of RF EMI released by flux couple. The tapped inductor
features a turn ratio similar to the transformer in
C12 in Figure 19 is added for RF EMI an isolated solution.
improvement. The recommended value is from
10nF to 68nF with 630V rating. The nominal turns ratio is
Improvement of PFC & THD N1  N2
n 1
N1
The 1:1 ratio reduces the converter’s duty cycle
using the same specifications. Based on the The duty cycle of the converter is extended by
PFC principle in an isolated solution, the the tapped inductor, which makes the improved
converter’s PF and THD drops. A non-isolated PF and THD available.
solution is suitable particularly for high-output Like the transformer, the snubber is necessary
voltage since the higher output voltage can to clamp the voltage spike.
extend the duty cycle to improve PF, THD and
efficiency. However, the non-dimmable solution usually
needs to cover the universal input range. The
For a non-isolated solution with low-output input range is very wide, from 85VAC to
voltage, the tapped inductor can be applied to 264VAC. MULT is used to detect the input-
improve the PF and THD. voltage signal, but the resistor divider of MULT

MP4027 Rev. 1.02 www.MonolithicPower.com 14

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

is fixed. At high-line input, the signal for MULT As shown in Figure 15, after adding the THD
is very low, which results in an adverse affect improved circuitry, the MULT voltage rises. The
on the internal multiplier sampling; this affects input current at the top of BUS is increased
the PFC performance. while the input current at the zero-crossing is
reduced. This results in the input current
Figure 14 shows an improved circuitry on the
becoming more sinusoidal, improving THD.
MULT resistor divider; this adjusts the ratio of
the divider to enhance THD. Operation of High-Side Buck/Buck-Boost
The MP4027 features FB pin, which is used to
receive the feedback signal of LED current
directly. So, the MP4027 can be designed in
high-side Buck or Buck-Boost application to
achieve excellent LED current accuracy
regulation, especially for very high load
regulation requirement.
Figure 20 is a 7.2W high-side Buck solution.
High-side Buck solution can achieve higher
efficiency. But the system just works @
VIN>VOUT based on step-down converter’s
operation. But the input voltage of PFC solution
is a sinusoid wave. When VIN<VOUT, the gate
keeps ON and VOUT drops, so the solution is
suitable for the low VOUT application (relative to
Figure 14: THD Improved Circuitry input voltage). And since the system is out of
control at zero-crossing, it has adverse effect
The ZD1 is a HV Zener diode. The common on THD.
voltage rating is from 80V to 130V.
High-side Buck-boost’s operation is similar as
At low-line input, ZD1 does not conduct. The low-side Buck-boost. With LED current sample,
MULT signal is: it can cover very wide output voltage range, like
RMULT2 up to 100V voltage difference.
VMULT  VBUS 
RMULT1  RMULT2 Layout Considerations of High-Side
When the input voltage rises above ZD1 Solution
threshold, RMULT3 is paralleled with RMULT1 to Since GND is not connected on a stable point
increase the ratio of the divider; this raises the but on switching for high-side solution, the
MULT signal. noise impact is serious. Good layout is very
important for high-side solution’s stable
operation.
The external feedback resistors should be
placed next to the FB pin. And the switching
loop is sensitive to noise, so the switch node
traces should be short and away from the
feedback network. The switching loop includes
input/output caps, MOS & rectifier diode.
Figure 15: The MULT Signal with THD Improved
Circuitry

MP4027 Rev. 1.02 www.MonolithicPower.com 15

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

Figure 16: The Switching Loop of High-Side

Buck

Figure 17: The Switching Loop of High-Side

Buck-Boost

MP4027 Rev. 1.02 www.MonolithicPower.com 16

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

TYPICAL APPLICATION CIRCUITS

Figure 18: A19 Bulb Driver, 90-265VAC Input, Isolated Flyback Converter, VO =20V, ILED=350mA
EVB Model: EV4027-J-00A

R1

2k/1206 Option for >1kV Surge Test

1 2
LED-
L3
2.2mH D5
C1 WSGC10MH
220nF/400V 1000V/1A C10
330uF/63V
2

R16 T1 R14
3

C11
36V/500mA
499k/1206 30k/1206 C9
1

1
330uF/63V L4
1

3.3uF/400V R13 C8
2

1 2
D6 L5 68pF/630V/1206 600uH
R17 30Ts 100/1206
2

CX1 BD1 1N5375B BEAD 1 2

82V 499k/1206 1800@70MHz
DF06S D4
1

100nF/275Vac 3
R3A
4

R2 1 2 1 2
LED+
499k/1%/1206
470k/1%/0.5W 4 WUGF30J
R18 600V/3A/SMB
2M/0.25W 19Ts C12
2

D2 R15 R5
2 1 5 68nF/630V
L2
1

60mH BAV3004W 20/1%/1206 0/1%/1206 UUR2813

350V/0.2A R7 R8 D3
2 1 Lm=287uH
5.1M/1% 9.76k/1% BAV3004W
R3B 350V/0.2A
L1 499k/1%/1206 U1
600uH C3 R6
MP4027
100pF/50V 20/0805
2

1 8 1
Q1
VCC GATE
SMK0765F
C2 R9
2

D1 650V/7A
2.2k/1%
3

RV1 4.7uF/50V NS 2 7
MULT CS/ZCD
1

C4 R4 C7
2
1

TVR10431 7.32k/1% 10pF/50V

2.2nF/50V 3 6 R10 R11
NTC FB
F1 NC/1206 0.2/1%/1206
1

NTC1
250V/2A NS
4 5 R12
L N C5 COMP GND
NS C6 0.2/1%/1206
2.2uF/10V
85VAC-264VAC 0805

Figure 19: T8 Driver, 85-265VAC Input, Low-side Buck-boost Converter, VO =36V, ILED=500mA

MP4027 Rev. 1.02 www.MonolithicPower.com 17

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

TYPICAL APPLICATION CIRCUITS (continued)

R12
R3 Q1 NC
5.1k/1206 600V/4A
SMK0460I C9
220uF/63V
LED+1
L3 R11 L4
1.5mH/0.25A 2/1%/1210 825uH/EE13 R13
STTH3R06U D5 D1
30k/1206
36V/200mA
R6 R8 STTH3R06U LED-1
BD1 R4 20/0805 600V/3A SGND C8
MB6S C2 470k/0.5W 1M/1%/0.25W 220uF/63V
220nF/450V GND
R7 GND
CX1 1k/1%
22nF/275VAC D2 R14
WUGC10JH 1k/1%/1206

600V/1A D4
U1 WUGC10JH
MP4027 R9 600V/1A
L1 1 8 2.2k/1% R10
R1 0.47mH/0.9A R2 VCC GATE
D3 27k/1%
5.1k/1206 5.1k/1206
1

L2 C3
0.47mH/0.9A BZT52C30 4.7uF/50V 2 7
MULT CS/ZCD
2

R5 C4
RV1 7.68k/1% 27nF/50V
3 6 C1
SGND NTC FB C6
C7 10pF/50V
470nF/16V
TVR10431 2.2nF/50V4 5
COMP GND
F1 SGND
C5
2

SGND
NTC
250V/2A NC 2.2uF/6.3V
1

L N SGND

90VAC-265VAC

Figure 20: A19 Bulb Driver, 90-265VAC Input, High-side Buck Converter, VO =36V, ILED=200mA
L1
1MH 6X8 LED+
1 1
LED-
10NF/1KV 1206

4.7UF/200V LLE

CE1 C1
1

+ C9 R9
BD1 D1 C7
30k 1206
+

LX10M/SMD R1 4.7uf/50v 1206

R2 US1J SMA

.
4.7uf/50v 1206
2

1M 0805 150K 1206

4 3
EE1024-9865-05501M

.
T1 1

8
LED-

3
-

R8
U1
2

100R 0805 Q1
1 8 5N50 IPAK

7
VCC GATE
C2 R7
2 MULT CS/ZCD 7
X1
10PF/50V 0603

R10 C10 2k 1% 0603

3 NTC MP4027 FB 6
2.2NF 50V 0603
6.2K 0603

R5 R6
12.4K 1% 0603

4 5
100K 0603

CBB 0.047uF/125VAC COMP GND R3

2R4 1% 1206

2R2 1% 1206

R4
RV1

221K C8
N TC 100K 1% 0805

2.2U/6.3v 0603

F1 RT1
10R/1W
D2
BAV21WSGH
R13

6.8K 1% 0603
F1 SOD-323
N
R14
D3
22R 0805 1%

BAV21WSGH
C3
SOD-323
4.7U/50V 1206

Figure 21: 4W Candle Bulb Driver, 90-132VAC Input, Low-Side Buck-Boost Converter, VO =23V,
ILED=180mA. No PFC requirement, so the input cap is larger than PFC solution, and small output cap can
meet the output current ripple requirement

MP4027 Rev. 1.02 www.MonolithicPower.com 18

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
 MP4027 – PRIMARY-SIDE CONTROL, OFFLINE LED CONTROLLER WITH ACTIVE PFC

PACKAGE INFORMATION
TSOT23-8

See note 7
EXAMPLE
TOP MARK

PIN 1 ID
IAAAA

TOP VIEW RECOMMENDED LAND PATTERN

SEATING PLANE

SEE DETAIL''A''

FRONT VIEW SIDE VIEW

NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS.

2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH ,
PROTRUSION OR GATE BURR.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD
FLASH OR PROTRUSION.
4) LEAD COPLANARITY(BOTTOM OF LEADS AFTER
FORMING) SHALL BE 0.10 MILLIMETERS MAX.
5) JEDEC REFERENCE IS MO-193, VARIATION BA.
DETAIL ''A'' 6) DRAWING IS NOT TO SCALE.
7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK
FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third
party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not
assume any legal responsibility for any said applications.

MP4027 Rev. 1.02 www.MonolithicPower.com 19

12/9/2014 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.