Scribd
Upload
20 views

Question Paper Code

This document is a question paper for an examination on CAD for VLSI Circuits. It contains 15 multiple choice and written response questions assessing topics like algorithms for VLSI design automation, floor planning, placement and routing, simulation, and high-level synthesis. The questions cover concepts such as depth-first search, partitioning algorithms, constraints in placement, area routing vs channel routing, compiler-driven simulation, and scheduling in high-level synthesis.

Uploaded by

ajuklm88
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
20 views

Question Paper Code

This document is a question paper for an examination on CAD for VLSI Circuits. It contains 15 multiple choice and written response questions assessing topics like algorithms for VLSI design automation, floor planning, placement and routing, simulation, and high-level synthesis. The questions cover concepts such as depth-first search, partitioning algorithms, constraints in placement, area routing vs channel routing, compiler-driven simulation, and scheduling in high-level synthesis.

Uploaded by

ajuklm88
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

1

Reg. No. :

40
Question Paper Code : 31114
M.E./M.Tech. DEGREE EXAMINATION, JUNE 2011.

18
Common to M.E. — Applied Electronics/M.E. —VLSI Design

Second Semester

252204 — CAD FOR VLSI CIRCUITS

(Regulation 2010)

Time : Three hours

40
Answer ALL questions.

PART A — (10 × 2 = 20 marks)


Maximum : 100 marks
18
1. What are the entities to be considered for optimisation in VLSI Design?

2. Differentiate sea of gates design and field programmable gate array design.

3. What is the need for layout design rules?


40

4. What are the objectives of partitioning?

5. Draw the wheel floor plan diagram.


8

6. What are the different metrics used to estimate wirelength?

7. Draw the ROBDD for the function F = ∑ m(0,1,4,5,6) .


01

8. How a signal is modeled during gate level simulation?

9. List any two scheduling algorithms used in high level synthesis.


84

10. What are assignments and allocations in high level synthesis.


1
PART B — (5 × 16 = 80 marks)

40
11. (a) (i) Explain depth-first search algorithm with an example and also
write the pseudocode of it. (10)

(ii) Discuss on the three domains in Gajski's Y Chart. (6)

18
Or

(b) (i) Discuss on the VLSI design automation tools. (10)

(ii) Explain Breadth first search with an example. (6)

12. (a) (i)

(ii)
40
How partitioning is done using Kernighan-Lin algorithm?

Using KL algorithm find two way partitioning for the graph shown
(8)

in Fig. 1 (initially take nodes 1,2,3 in set A and 4,5,6 in set B). (8)
18
8 40

Fig. (1)
01

Or

(b) What are the constraints in placement problem and explain the
placement algorithm based on partitioning with an example. (16)
84

2 31114
1
13. (a) What is the used of shape functions in floor planning and explain various

40
optimisation problems in floor planning? (16)

Or

(b) (i) What is area routing? How does it differ from channel routing? (6)

18
(ii) Explain left edge algorithm and show how it is used in channel
routing with an example. (10)

14. (a) (i) Explain compiler driven simulation with an example. (8)

(b)
(ii)

(i)
40
Discuss the date structure used to describe switch level simulation
algorithm.

Or
List and explain the steps used in two level logic optimisation.
(8)

(8)
(ii) With Shannon's expansion theorem expand the given function with
18
respect to ‘A’.
Z= AB + A' + AC. (8)

15. (a) What is data flow diagram? Explain the various units of data flow
diagram with examples. (16)

Or
40

(b) Describe the ASAP scheduling algorithm and explain the role of it in high
level synthesis. (16)

–––––––––––––––
8
01
84

3 31114

You might also like