Vlsi MCQ

The document contains 6 multiple choice questions about VLSI design. Question 1 asks about the number of logic gates in medium scale integration, with the answer being hundreds of logic gates. Question 2 asks about the architecture used for VLSI design, with the answer being system on a chip. Question 3 concerns the design flow of a VLSI system, with the order being architecture design, market requirement, logic design, and HDL coding.

Uploaded by

hiren467_ec

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as DOCX, PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

573 views1 page

Vlsi MCQ

Uploaded by

hiren467_ec

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as DOCX, PDF, TXT or read online on Scribd

You are on page 1/ 1

Subject: VLSI Design

Chapter1: Introduction

Q (1) Medium scale integration has

a) ten logic gates
b) fifty logic gates
c) hundred logic gates
d) thousands logic gates

Q(2) ______ architecture is used to design VLSI

a) system on a device
b) single open circuit
c) system on a chip
d) system on a circuit

Q(3) The design flow of VLSI system is

1. architecture design 2. market requirement 3. logic design 4. HDL coding
a) 2-1-3-4
b) 4-1-3-2
c) 3-2-1-4
d) 1-2-3-4

Q(4) Which among the following is a process of transforming design entry information of the circuit
into a set of logic equations?
a. Simulation
b. Optimization
c. Synthesis
d. Verification

Q(5) _________ is the fundamental architecture block or element of a target PLD.

a. System Partitioning
b. Pre-layout Simulation
c. Logic cell
d. Post-layout Simulation

Q(6) An Antifuse programming technology is predominantly associated with _____.

a. SPLDs
b. FPGAs
c. CPLDs
d. All of the above

VLSI Lab Manual-2021
No ratings yet
VLSI Lab Manual-2021
91 pages
1.VLSI Design Flow
No ratings yet
1.VLSI Design Flow
33 pages
VLSI Design Module - 1
No ratings yet
VLSI Design Module - 1
47 pages
Cadence Lab Manual
No ratings yet
Cadence Lab Manual
12 pages
CM Bec602 VDT
No ratings yet
CM Bec602 VDT
3 pages
VLSI System Design
No ratings yet
VLSI System Design
91 pages
Module 2
100% (2)
Module 2
65 pages
Algorithms For Vlsi Design Automation
No ratings yet
Algorithms For Vlsi Design Automation
2 pages
Vlsi Design
No ratings yet
Vlsi Design
29 pages
Unit 2 QB With Answers
No ratings yet
Unit 2 QB With Answers
13 pages
Lecture 6 Gajski Kuhn Y Chart
No ratings yet
Lecture 6 Gajski Kuhn Y Chart
18 pages
Dynamic Logic
No ratings yet
Dynamic Logic
27 pages
VLSI Fabrication Process PDF
100% (1)
VLSI Fabrication Process PDF
6 pages
MCQ in Microelectronics
No ratings yet
MCQ in Microelectronics
9 pages
Question Bank
No ratings yet
Question Bank
3 pages
ASIC Question Paper
No ratings yet
ASIC Question Paper
1 page
Vlsi Model Question Paper 1 (June 2021)
100% (1)
Vlsi Model Question Paper 1 (June 2021)
3 pages
Digital Logic
No ratings yet
Digital Logic
17 pages
Asic Library Design
No ratings yet
Asic Library Design
12 pages
VLSI Design and Fabrication
No ratings yet
VLSI Design and Fabrication
6 pages
Deep Submicron
50% (2)
Deep Submicron
20 pages
CMOS Design Rules
No ratings yet
CMOS Design Rules
21 pages
Lect1 Crystal Defects
100% (1)
Lect1 Crystal Defects
29 pages
VLSI DESIGN Bit Paper
100% (1)
VLSI DESIGN Bit Paper
8 pages
Mentor Graphics Lab Manual
No ratings yet
Mentor Graphics Lab Manual
27 pages
VLSI DESIGN QB With Answer PDF
No ratings yet
VLSI DESIGN QB With Answer PDF
21 pages
Low-Level Design Entry 9
100% (2)
Low-Level Design Entry 9
27 pages
Testing of Vlsi Circuits: Answer All Questions Each Question Carries 25 Marks
100% (1)
Testing of Vlsi Circuits: Answer All Questions Each Question Carries 25 Marks
2 pages
Vlsi Question Bank
50% (2)
Vlsi Question Bank
14 pages
Cmos Chip Design Options
No ratings yet
Cmos Chip Design Options
38 pages
Verilog Soln
100% (1)
Verilog Soln
15 pages
2 Mark Questions & Answers
No ratings yet
2 Mark Questions & Answers
6 pages
UNIT 5 - First Half
No ratings yet
UNIT 5 - First Half
9 pages
Vlsi Question Papers
100% (1)
Vlsi Question Papers
1 page
Vlsi Design Objective Questions345
No ratings yet
Vlsi Design Objective Questions345
7 pages
Programmable Asic I/O Cells 6: DC Output
100% (2)
Programmable Asic I/O Cells 6: DC Output
22 pages
Unit 2 - Week 1
No ratings yet
Unit 2 - Week 1
4 pages
Ap7202-Asic and Fpga
No ratings yet
Ap7202-Asic and Fpga
10 pages
VLSI Important Questions
100% (1)
VLSI Important Questions
19 pages
M.tech VLSI SEM II MID I ImportantQuestions
No ratings yet
M.tech VLSI SEM II MID I ImportantQuestions
13 pages
Barrel Shifter
100% (3)
Barrel Shifter
79 pages
Assignment Questions ECE VLSI NITT
No ratings yet
Assignment Questions ECE VLSI NITT
6 pages
Vlsi Design Question Bank EEC 703
No ratings yet
Vlsi Design Question Bank EEC 703
10 pages
9A04706 Digital Design Through Verilog HDL PDF
No ratings yet
9A04706 Digital Design Through Verilog HDL PDF
4 pages
VLSI FDP Brochure - Phase3
No ratings yet
VLSI FDP Brochure - Phase3
2 pages
Question Bank DFTS: BE 4/4 ECE II Semester Elective II Unit I
No ratings yet
Question Bank DFTS: BE 4/4 ECE II Semester Elective II Unit I
4 pages
VL7301 Testing of VLSI Circuits
100% (1)
VL7301 Testing of VLSI Circuits
8 pages
HDL Model QP
No ratings yet
HDL Model QP
5 pages
1 - Low Power IC Design - Syllabus
No ratings yet
1 - Low Power IC Design - Syllabus
3 pages
VL5101 Periodical 1
No ratings yet
VL5101 Periodical 1
4 pages
VLSI DESIGN Bit Paper
No ratings yet
VLSI DESIGN Bit Paper
2 pages
M.E Adsd Question Paper
No ratings yet
M.E Adsd Question Paper
2 pages
RTL Simulation and Synthesis With PLDs QP Mid-1
0% (1)
RTL Simulation and Synthesis With PLDs QP Mid-1
1 page
VLSI Design Syllabus
No ratings yet
VLSI Design Syllabus
2 pages
Vlsid 2
No ratings yet
Vlsid 2
3 pages
P.G. Diploma Examination - 2010: (Vlsi Design)
No ratings yet
P.G. Diploma Examination - 2010: (Vlsi Design)
2 pages
Testing Int 1 Aug
No ratings yet
Testing Int 1 Aug
2 pages
Digital Design Through Verilog HDL Course Outcomes For Lab
No ratings yet
Digital Design Through Verilog HDL Course Outcomes For Lab
1 page
MEVD-102 CMOS VLSI Design DEC 2010
No ratings yet
MEVD-102 CMOS VLSI Design DEC 2010
1 page
M.tech CPLD & Fpga Architecture & Applications
No ratings yet
M.tech CPLD & Fpga Architecture & Applications
1 page
Circuits
No ratings yet
Circuits
84 pages
Ae Lab Planming
No ratings yet
Ae Lab Planming
2 pages
BE - Semester-VI Examination B.E. (Ec) Semester Vi Subject Code: Subject Name: VLSI Technology and Design Date: Time: Total Marks: 70 Instructions
No ratings yet
BE - Semester-VI Examination B.E. (Ec) Semester Vi Subject Code: Subject Name: VLSI Technology and Design Date: Time: Total Marks: 70 Instructions
1 page
Explain Force-Current and Force-Voltage Analogy
No ratings yet
Explain Force-Current and Force-Voltage Analogy
2 pages
CT Maths Equation1
No ratings yet
CT Maths Equation1
1 page
Seat No.: - Enrollment No.
No ratings yet
Seat No.: - Enrollment No.
1 page
Q-1 (A) 05 (B) 07 Q-2 (A) 07: Explain Step To Solve Problem On Analogous System With Example
No ratings yet
Q-1 (A) 05 (B) 07 Q-2 (A) 07: Explain Step To Solve Problem On Analogous System With Example
1 page

Vlsi MCQ

Uploaded by

Vlsi MCQ

Uploaded by

Subject: VLSI Design

Q (1) Medium scale integration has

Q(2) ______ architecture is used to design VLSI

Q(3) The design flow of VLSI system is

Q(5) _________ is the fundamental architecture block or element of a target PLD.

Q(6) An Antifuse programming technology is predominantly associated with _____.

You might also like