Service Repair Documentation Level 2.5e - C75: S Com
Service Repair Documentation Level 2.5e - C75: S Com
Page 1 of 37
Table of Contents:
1 List of available level 2,5e parts C75 4
2 Required Equipment for Level 2,5e 5
3 Required Software for Level 2,5e 5
4 Radio Part 6
4.1 BLOCK DIAGRAM RF PART 7
4.2 POWER SUPPLY RF-PART 7
4.3 FREQUENCY GENERATION 8
4.4 RECEIVER 11
4.5 TRANSMITTER 12
4.6 BRIGHT IC OVERVIEW 13
4.7 ANTENNA SWITCH (ELECTRICAL/MECHANICAL) 15
4.8 TRANSMITTER: POWER AMPLIFIER 17
5 Logic / Control 18
5.1 OVERVIEW HARDWARE STRUCTURE C75 18
5.2 SGOLDLITE 18
5.2.1 Digital Baseband 18
5.2.2 SDRAM 22
5.2.3 FLASH 23
5.2.4 SIM 23
5.2.5 Vibration Motor 23
5.2.6 Camera 23
5.2.7 Display 23
5.2.8 Camera, Display ASIC 24
6 IRDA 24
7 Power Supply 25
7.1 ASIC MOZART / TWIGO4 25
7.1.1 Battery 25
7.1.2 Charging Concept 25
8 Illumination 28
9 Interfaces 29
9.1 MICROPHONE (XG1901) 29
9.2 LOUDSPEAKER (XG1702-XG1703) 30
9.3 BATTERY (X1400) 30
Page 2 of 37
Page 3 of 37
RF
Product Chipset ID Order Number Description CM
C75 HIT C1329 L36344-F1225-M12 CAPACITOR 2*2U2 (Cap-Type7)
C75 HIT C1330 L36344-F1225-M12 CAPACITOR 2*2U2 (Cap-Type7)
C75 HIT C1332 L36344-F1225-M12 CAPACITOR 2*2U2 (Cap-Type7)
C75 HIT C1363 L36377-F6225-M CAPACITOR 2U2 (Cap-Type4)
C75 HIT D1000 L50610-G6196-D670 IC SGOLDLITE PMB8875 V1X PB-FREE
C75 HIT D1300 L50645-J4683-Y22 IC ASIC D1094ED-MOZART+ TWIGO4+
C75 HIT D3601 L50620-U6053-D670 IC CAMERA INTERFACE S1D13716B02 PB FREE
C75 HIT D902 L50645-K80-Y308 IC FEM MURATA GSM900 1800 1900 (Fem-Type6)
C75 HIT D903 L50620-L6170-D670 IC TRANCEIVER HD155165BP PB Free
C75 HIT L1300 L36140-F2100-Y6 COIL 0603 (Co-Type4)
C75 HIT L1301 L36151-F5103-M3 COIL 10U (Co-Type1)
C75 HIT L1302 L36151-F5472-M1 COIL 4U7 (Co-Type3)
C75 HIT L1303 L50640-F100-Y10 COIL 1206 (Co-Type5)
C75 HIT L1318 L36140-F2100-Y6 COIL 0603 (Co-Type4)
C75 HIT L1331 L36140-F2100-Y6 COIL 0603 (Co-Type4)
C75 HIT N1501 L36810-B6132-D670 IC LOGIC DUAL BUS SWITCH US8
C75 HIT N3600 L506810-C6153-D670 IC ANA RE 2.9V USMD5 PB FREE
C75 HIT N901 L50651-Z2002-A82 IC MODUL PA PF0814 (PA-Type2)
C75 HIT R955 L36120-F4223-H RESISTOR TEMP 22K (Res-Type7)
C75 HIT V1305 L36830-C1107-D670 TRANSISTOR SI5933 (Tra-Type2)
C75 HIT V1400 L36840-D66-D670 DIODE BAV99T (Di-Type5)
C75 HIT V1500 L36840-C4057-D670 TRANSISTOR EMD12 EMT6 (Tra-Type8)
C75 HIT V1605 L36840-D3088-D670 DIODE SC89 (Di-Type2)
C75 HIT V2100 L50640-D5084-D670 DIODE RB548W (Di-Type8)
C75 HIT V2302 L36840-C4014-D670 TRANSISTOR BC847BS BC846S (Tra-Type7)
C75 HIT V2821 L36830-C1112-D670 TRANSISTOR SI1902 (Tra-Type4)
C75 HIT V950 L36840-D61-D670 DIODE 1SV305 (Di-Type4)
C75 HIT Z1000 L50645-F102-Y40 QUARZ 32,768KHZ (Q-Type4)
C75 HIT Z1500 L50620-L6151-D670 FILTER EMI (Fi-Type5) PB Free
C75 HIT Z950 L36145-F260-Y17 QUARZ 26MHZ (Q-Type4)
Page 4 of 37
Page 5 of 37
4 Radio Part
The radio part is realizes the conversion of the GMSK-HF-signals from the antenna to the
baseband and vice versa.
In the receiving direction, the signals are split in the I- and Q-component and led to the D/A-
converter of the logic part. In the transmission direction, the GMSK-signal is generated in an
Up Conversion Modulation Phase Locked Loop by modulation of the I- and Q-signals which
were generated in the logic part. After that the signals are amplified in the power amplifier.
Transmitter and Receiver are never active at the same time. Simultaneous receiving in the
EGSM900 and GSM1800 band is impossible. Simultaneous transmission in the EGSM900
and GSM1800 band is impossible, too. However the monitoring band (monitoring timeslot) in
the TDMA-frame can be chosen independently of the receiving respectively the transmitting
band (RX- and TX timeslot of the band).
The RF-part is dimensioned for triple band operation (EGSM900, DCS1800, PCS19000)
supporting GPRS functionality up to multiclass 10.
Page 6 of 37
Page 7 of 37
SGOLDlite In
S G O L D lite
1 2 3
1 A FC_PN M 2 3
R1 R2 R3
RF_AFC
C2
C3
C1
Page 8 of 37
Synthesizer: LO1
First local oscillator (LO1) consists of a PLL and VCO inside Bright (D903) and an internal
loop filter
RF PLL
The frequency-step is 400 kHz in GSM1800 mode and 800kHz in EGSM900 mode due to the
internal divider by two for GSM1800 and divider by four for EGSM900. To achieve the
required settling-time in GPRS operation, the PLL can operate in fastlock-mode a certain
period after programming to ensure a fast settling. After this the loopfilter and currents are
switched into normal-mode to get the necessary phasenoise-performance. The PLL is
controlled via the tree-wire-bus of Bright VI E.
RFVCO (LO1)
The first local oscillator is needed to generate frequencies which enable the transceiver IC to
demodulate the receiver signal and to perform the channel selection in the TX part. The VCO
module is switched on with the signal PLLON. The full oscillation range is divided into 256
sub-bands To do so, a control voltage for the LO1 is used, gained by a comparator. This
control voltage is a result of the comparison of the divided LO1 and the 26MHz reference
Signal. The division ratio of the dividers is programmed by the SGOLDlite, according to the
network channel requirements.
Page 9 of 37
Synthesizer: LO2
The second local oscillator (LO2) consists of a PLL and VCO inside Bright (D903) and an
internal loop filter. Due to the direct conversion receiver architecture, the LO2 is only used for
transmit-operation. The LO2 covers a frequency range of at least 16 MHz (640MHz –
656MHz).
Before the LO2-signal gets to the modulator it is divided by 8. So the resulting TX-IF
frequencies are 80/82 MHz (dependent on the channel and band). The LO2 PLL and power-
up of the VCO is controlled via the tree-wire-bus of Bright (SGOLDlite signals RF_DAT;
RF_CLK; RF_STR). To ensure the frequency stability, the 640MHz VCO signal is compared
by the phase detector of the 2nd PLL with the 26Mhz reference signal. The resulting control
signal passes the external loop filter and is used to control the 640/656MHz VCO.
Page 10 of 37
4.4 Receiver
The band filters are located inside the frontend module (D902). The filters are centred to the
band frequencies. The symmetrical filter output is matched to the LNA input of the Bright .The
Bright 6E incorporates three RF LNAs for GSM850/EGSM900, GSM1800 and GSM1900
operation. The LNA/mixer can be switched in High- and Low-mode to perform an
amplification of ~ 20dB. For the “High Gain“ state the mixers are optimised to conversion gain
and noise figure, in the “Low Gain“ state the mixers are optimised to large-signal behavior for
operation at a high input level. The Bright performs a direct conversion mixers which are IQ-
demodulators. For the demodulation of the received GSM signals the LO1 is required. The
channel depending LO1 frequencies for 1800MHz/1900MHz bands are divided by 2 and by 4
for 850MHG/900MHz band. Furthermore the IC includes a programmable gain baseband
amplifier PGA (90 dB range, 2dB steps) with automatic DC-offset calibration. LNA and PGA
are controlled via SGOLDlite signals RF_DAT; RF_CLK; RF_STR (RF CTRL B10, C8, B12). The
channel-filtering is realized inside the chip with a three stage baseband filter for both IQ
chains. Only two capacitors which are part of the first passive RC-filters are external. The
second and third filters are active filters and are fully integrated. The IQ receive signals are
fed into the A/D converters in the EGAIM part of SGOLDlite. The post-switched logic
measures the level of the demodulated baseband signal and regulates the level to a defined
value by varying the PGA amplification and switching the appropriate LNA gains.
From the antenna switch, up to the demodulator the received signal passes the following
blocks to get the demodulated baseband signals for the SGOLDlite:
Page 11 of 37
4.5 Transmitter
Transmitter: Modulator and Up-conversion Loop
The generation of the GMSK-modulated signal in Bright (D903) is based on the principle of
up conversion modulation phase locked loop. The incoming IQ-signals from the baseband
are mixed with the divided LO2-signal. The modulator is followed by a lowpass filter (corner
frequency ~80 MHz) which is necessary to attenuate RF harmonics generated by the
modulator. A similar filter is used in the feedback-path of the down conversion mixer.
With help of an offset PLL the IF-signal becomes the modulated signal at the final transmit
frequency. Therefore the GMSK modulated rf-signal at the output of the TX-VCOs is mixed
with the divided LO1-signal to a IF-signal and sent to the phase detector. The I/Q modulated
signal with a center frequency of the intermediate frequency is send to the phase detector as
well.
The output signal of the phase detector controls the TxVCO and is processed by a loop filter
whose components are external to the Bright. The TxVCO which is realized inside the Bright
chip generates the GSMK modulated frequency.
Page 12 of 37
IC Overview
Page 13 of 37
Page 14 of 37
Page 15 of 37
Top View :
Switching Matrix:
Pin assignment:
Page 16 of 37
Page 17 of 37
5 Logic / Control
5.1 Overview Hardware Structure C75
5.2 SGOLDLITE
5.2.1 Digital Baseband
Baseband Processor SGOLDlite (PMB8875)
S-GOLDliteTM is a GSM single chip mixed signal baseband IC containing all analog and
digital functionality of a cellular radio. The integrated circuit contains a ARM926EJ-S CPU
and a TEAKLite DSP core. The ARM926EJ-S is a powerful standard controller and
particularly suited for wireless systems. It is supported by a wide range of tools and
application SW. The TEAKLite is an established DSP core for wireless applications with
approved firmware for GSM signal processing. The package is a P-LFBGA-345 (264
functional pins + 81 thermical balls).
Page 18 of 37
Supported Standards
• GSM speech FR, HR, EFR and AMR-NB
• GSM data 2.4kbit/s, 4.8kbit/s, 9.6kbits, and 14.4kbit/s
• HSCSD class 10
• GPRS class 12
Processing cores
• ARM926EJ-S 32-bit processor core with operating frequency up to 125 MHz for
controller functions
• TEAKLite DSP core with operating frequency 104 MHz.
ARM-Memory
• 8 kByte Boot ROM on the AHB
• 96 kByte SRAM on the AHB, flexibly usable as program or data RAM
• 8 kByte Cache for Program (internal)
• 8 kByte tightly coupled memory for Program (internal)
• 8 kByte Cache for Data (internal)
• 8 kByte tightly coupled memory for Data (internal)
TEAKLite-Memory
• 80 kwords Program ROM
• 4 kwords Program RAM
• 48 kwords Data ROM
• 27 kwords Data RAM
Page 19 of 37
•
Interfaces and Features
• Keypad Interface for scanning keypads up to 6 rows and 4 columns
• Pulse Number Modulation output for Automatic Frequency Correction (AFC)
• Serial RF Control Interface; support of direct conversion RF
• 2 USARTs with autobaud detection and hardware flow control
• IrDA Controller integrated in USART0 (with IrDA support up to 115.2 kbps)
• 1 Serial Synchronous SPI compatible interfaces in the controller domain
• 1 Serial Synchronous SPI compatible interface in the TEAKLite domain
• I2C-bus interface (e.g. connection to S/M-Power)
• 2 bidirectional and one unidirectional I2S interface accessible from the TEAKLite
• USB V1.1 mini host interface for full speed devices with up to 5 interfaces and 10
endpoints configurable supporting also USB on-the-go functionality
• ISO 7816 compatible SIM card interface
• Enhanced digital (phase linearity, adj/ co-channel interference) baseband filters,
including analog prefilters and high resolution analog-to-digital converters.
• Separate analog-to-digital converter for various general purpose measurements like
battery voltage, battery, VCXO and environmental temperature, battery technology,
transmission power, offset, onchip temperature, etc.
• Ringer support for highly oversampled PDM/PWM input signals for more versatility in
ringer tone generation
• RF power ramping functions
• DAI Interface according to GSM 11.10 is implemented via dedicated I2S mode
• 26 MHz master clock input
• External memory interface:
– 1.8V interface
– Data bus: 16 bit non-multiplexed and multiplexed, 32 bit multiplexed
– Supports synchronous devices (SDRAMs and Flash Memory) up to 62.4 MHz
– For each of the 4 address regions 128 MByte with 32-bit access or 64 MByte with a
16-bit access are addressable
– Supports asynchronous devices (i.e. SRAM, display) including write buffer for
cache line write
• Port logic for external port signals
Page 20 of 37
The following algorithms and a task scheduler are implemented on the DSP:
Algorithms running on the DSP:
• scanning of channels, i.e, measurement of the field strengths of neighbouring base
stations
• detection and evaluation of Frequency Correction Bursts
• equalisation of GMSK Normal Bursts and Synchronisation Bursts with bit-by-bit soft-
output
• Synch burst channel decoder
• channel encoding and soft-decision decoding for fullrate, enhanced-fullrate and
adaptive multirate speech, and control channels as well as RACH, PRACH
• channel encoding for GPRS coding schemes (CS1-CS4) as well as USF detection
algorithms for the Medium Access Control (MAC) software layer
• fullrate, enhanced fullrate and adaptive multirate speech encoding and decoding
• support for fullrate (F9.6, F4.8, and F2.4) data channels
• mandatory sub-functions like – discontinuous transmission, – voice activity detection,
VAD – background noise calculation
• generation of tone and side tone
• hands-free functions (acoustic echo cancellation, noise-reduction)
• support for voice memo
Page 21 of 37
5.2.2 SDRAM
Memory for volatile data. SDRAM= synchronous High data rate Dynamic RAM
Memory Size: 64 Mbit
Data Bus: 16 Bit
Frequency: 105 MHz
Power supply: 1.8 V
Page 22 of 37
5.2.3 FLASH
Non-volatile but deletable and re-programmable (software update) program memory for the
S-GOLDlite and for saving e.g. user data (menu settings), voice band data (voice memo),
mobile phone matching data, images etc.. There is a serial number on the flash which cannot
be changed.
5.2.4 SIM
SIM cards with supply voltages of 1.8V and 3V are supported. 1.8V cards are supplied with
3V.
5.2.6 Camera
The camera module uses a colour sensor with a full VGA (640x480) resolution in landscape
orientation. The module will deliver an 8Bit output signal which will be pre-processed by the
EPSON S1D13716 graphic engine chip. Various settings like brightness, image stabilization,
white balance can be done by using the I2C interface.
The camera is realised as a platform socket solution camera and uses same connector and
same interface as X75 1.3-Megapixel-Cameras.
5.2.7 Display
In the mobile phone a display module with an intelligent graphic Liquid Crystal Display (LCD)
is used. The display module consists of the following parts and features
- an Active Matrix Liquid Crystal Display Panel, 1.8”, 132x176 dots, 262k colours
- a display controller mounted on the display
- a light guide with 4 white LED’s
-a FPC with all passive components
- an electrical interface 10-pin spring connector
Page 23 of 37
All displays need a supply voltage of VDD_2.9 = 2.90 V. Four white side-shooter LEDs for
illumination are mounted on the module FPC. The current for the LEDs is limited to max. 18
mA by a current sink on the mobile phone PCB. All four LEDs are in serial. The voltage for
the 3 LEDs is VBoost
For data transmission an 4-wire serial interface with a maximum transfer-rate of 13 Mbit/s is
used.
6 IRDA
A Low-Power infrared data interface is supporting transmission rates up to 115.2kbps (Slow
IrDA). As a Low-Power-Device, the infrared data interface has a transmission range of at
least:
• 20cm to other Low-Power-Devices and
• 30cm to Standard-Devices
It is not possible to use the Bluetooth and the IRDA interface at the same time.
Page 24 of 37
7 Power Supply
7.1 ASIC Mozart / Twigo4
The power supply ASIC will contain the following functions:
• Powerdown-Mode
• Sleep Mode
• Trickle Charge Mode
• Power on Reset
• Digital state machine to control switch on and supervise the uC with a
watchdog
• 17 Voltage regulators
• 2 internal DC/DC converters (Step-up and Step-down converter)
• Low power voltage regulator
• Additional output ports
• Voltage supervision
• Temperature supervision with external and internal sensor
• Battery charge control
• TWI Interface (I2C interface)
• Bandgap reference
• High performance audio quality
• Audio multiplexer for selection of audio input
• Audio amplifier stereo/mono
• 16 bit Sigma/Delta DAC with Clock recovery and I2S Interface
7.1.1 Battery
As a standard battery a LiIon battery with a nominal capacity of 780mAh@0.2CA* and GSM
capacity** of min. 750mAh will be provided.
* battery will be discharged with 20% of capacity rate till 2.75V; e.g. R65, 0.2x750mA=150mA
** battery will be discharged with 2A(0.6ms)+0.25A(0.4ms) till 3.2V.
[Link] General
The battery is charged in the phone. The hardware and software is designed for LiIon with
4.2V technology. Charging is started as soon as the phone is connected to an external
charger. If the phone is not switched on, then charging shall take place in the background
(the customer can see this via the “Charge” symbol in the display). During normal use the
phone is being charged (restrictions: see below). Charging is enabled via a PMOS switch in
the phone. This PMOS switch closes the circuit for the external charger to the battery. The
processor takes over the control of this switch depending on the charge level of the battery,
whereby a disable function in the ASIC hardware can override/interrupt the charging in the
case of over voltage of the battery
Page 25 of 37
For controlling the charging process it is necessary to measure the ambient (phone)
temperature and the battery voltage. The temperature sensor will be an NTC resistor with a
nominal resistance of 22kΩ at 25°C. The determination of the temperature is achieved via a
voltage measurement on a voltage divider in which one component is the NTC. Charging is
ongoing as long the temperature is within the range +5°C to 45°C. The maximal charge time
will be 2 hours (Imax=750mA).
Page 26 of 37
MONO2_IN
HP
SPK
MONO1_LP_OUT DAC
SSC
MONO2_LP_OUT I²S
I²S I²S_1
MUX DAC
I²S_2
STEREO1_OUT
PHANTOM_BUFF_OUT
LINE1 EP1
STEREO1_OUT NB
Decoder
DAC
LINE2
LP Filter
M PLL
26MHz
DSP
DIV
MICBIAS BB RF
MIC1
GSM GSM
HP NB
MUX
MICBIAS ADC
MIC1
SGold lite
I/O-Connector BB & RF
Bluetooth
I/O-Connector
Mono Headset
[Link] Interface
The ASIC has two serial control interfaces and one serial audio interface. With the serial
interfaces, all functions of the ASIC can be controlled. For time critical commands ( all audio
functions incl. Vibra) the SSC is used.
TWI interface
TWI ( two wire interface) is an I2C 2 wire interface with the signals Clock (I2C_CLK) data line
(I2C_DAT) and the interrupt (PM_INT).
Page 27 of 37
SSC interface
The SSC interface enables high-speed synchronous data transfer between SGOLD and
ASIC.
The interface consist of: clock signal (PM_SSC_SCLK), master transmit slave receive
(PM_SSC_MTSR), master receive slave transmit (PM_SSC_MTSR) and the select line
(PM_SSC_CS)
IS2 interface
The audio interface is a bidirectional serial interface, TX and RX part are independent. The
IS2 interface consist of a three wire connection for each direction. The three lines are clock
(CLK), the serial data line (DAC or ADC) and the word select line (WAO). Clock and word
select line is used for RX and TX together in SL65. (PM_I2S_DAC for RX and PM_I2S_ADC
for TX)
[Link] LDO`S
LDO´s: Voltage Current Name voltage domains
REG 1 2,9V 0...140mA 2.9V Display, Epson Camera-Chip, SGOLD
REG 2a 1,5V 0...300mA 1.5V_UC SGOLD
REG 2b 1,5V 0...100mA 1.5V_DSP SGOLD
8 Illumination
a) Keyboard
The Keyboard will be realized via a separate PCB which will be connected to the main PCB
via board-to-board connector with 12 interconnections. The illumination of the keypad will be
done via 6 high-brightness LEDs (colour: white, type: top-shooter, driven by 5 mA / LED).
b) Display
The 4 serial LEDs for the display are supplied by one constant current source, to ensure the
same brigthness and colour of the white backlight.
Page 28 of 37
9 Interfaces
9.1 Microphone (XG1901)
Page 29 of 37
Page 30 of 37
Page 31 of 37
Page 32 of 37
Page 33 of 37
Application schematic
Page 34 of 37
Internal schematic
Page 35 of 37
9.9 DISPLAY
Page 36 of 37
The lines KPOUT0 – KPOUT2 and KPIN0 – KPIN4 are connected with the SGOLDLITE.
KB_ON_OFF is used for the ON/OFF switch.
Page 37 of 37