Signal and Power Integrity

Design Practices
Csaba SOOS
PH-ESE-BE
Outline
• Introduction
• Signal and interconnect bandwidth
• Time and frequency
• Scattering parameters
• Transmission lines
• Theory
• Losses, ISI, discontinuities, crosstalk, mode conversion
• Power Delivery Network
• Related activities in the group

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 2
Introduction
• High-speed design challenges:
• Front-end electrical links: very light cables and flexible circuits
• Readout and control systems: complex FPGA boards, backplanes
• Data rate from 100’s of Mbits to 10Gbits per sec per channel
• Maximum speed increases rapidly in back-end systems, >10Gb/s soon
• Design iterations cost money and take extra time (=money)
• Activities in the group offer the possibility to gather, share and preserve
know-how
High-speed boards

HDI on flex Crate systems

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 3
Sources
• Istvan Novak’s courses
• Signal Integrity: Advanced High-Speed Design and Characterization
• Power Distribution Design
• Eric Bogatin’s courses
• Essential Principles of Signal Integrity
• Advanced Gibabit Channel Design
• http://www.bethesignal.com/bogatin/
• Eric’s book
• ISBN-13: 978-0132349796

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 4
Signal bandwidth

A = Vhi - Vlo

• Time domain: periodic signal (e.g. clock) tr tf

Vhi

• Period, T DT (1-D)T

• Rise/fall times, tr/tf Vlo

• Duty cycle, D T = 1/Fo

• Time-domain to frequency domain using Fourier

transformation
• Spectrum of an ideal square wave (D=0.5, tr/tf = 0)
• DC (0th harmonic) + infinite odd harmonics (1,3,5…)
• Amplitudes decrease with 1/f (-6dB/octave), An=(2 x A)/(π x n)

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 5
Signal bandwidth

• Trapezoidal signal (duty cycle D, tr/tf > 0)

• DC (0th harmonic) + infinite harmonics log -6dB/octave
G(f)
• If D is not 0.5, we have even harmonics -12dB/octave

too
• First corner frequency (f1) depends on the f0 f1 f2 log f
duty cycle, but has less impact than
rise/fall times
• Second corner frequency (f2) depends
ONLY on rise/fall times, f2 = 1/(π x tr)

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 6
Signal bandwidth
• How many harmonics should be preserved ?
• First approach
• Use only harmonics which are more than 70% of the amplitude (-3dB) of
the equivalent ideal square wave => e.g. up to 5th harmonic
• Second approach
• Sum up harmonics until the rise/fall time reaches required value =>
BW=0.35/tr(10-90), or BW=0.22/tr(20-80) which is about the same as the
second corner frequency
• Do not use higher bandwidth than required, because it costs money

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 7
 Bandwidth of the interconnect
• The bandwidth definition is subjective
• Highest sine-wave frequency at which the interconnect still meats the
specs.
• We typically use -3 dB => 70% of the incident amplitude
• Bandwidth limitation increases rise time
𝑅𝑇𝑜𝑢𝑡 = 𝑅𝑇𝑖𝑛 + 𝑅𝑇𝑐ℎ𝑎𝑛𝑛𝑒𝑙
• To quantify, we can use the frequency dependent Insertion Loss of the
interconnect

log -6dB/octave log

G(f) H(f)
-12dB/octave

+ = ?

f0 f1 f2 log f f

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 8
Time-domain and frequency-domain
• Time-domain is our real world where the design has to meet
the specifications
• Frequency-domain is a mathematical ‘world’ where we can
solve some problems faster than in the time-domain
• Different interpretations of the SAME thing
• Fourier transform links the two domains

FT

Time Frequency

IFT

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 9
Scattering or S-parameters
• Behavioural model of N-port linear electrical networks
• Frequency domain description
• Sine wave in, sine wave out
• Inherited from RF and now widely used by SI/PI engineers
a1
2-port network
b1 N-port
aN
Sij 𝑏1 𝑆 𝑆12 𝑎1
Network = 11
𝑏2 𝑆21 𝑆22 𝑎2
bN output input
𝑏1 = 𝑆11 𝑎1 + 𝑆12 𝑎2
𝑏2 = 𝑆21 𝑎1 + 𝑆22 𝑎2
𝑏 = 𝐒𝑎

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 10
S-parameter plots (frequency
domain)

• S11 should be large negative number if the port is matched to the reference impedance
• Mag(S21) shows the frequency dependent loss (FOM dB/inch/Hz)
• Ang(S21) should start from 0 and decrease with increasing frequency (saw tooth)

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 11
S-parameters (time domain)
S parameters can be converted back to time domain (IFFT). Some artifacts may
appear if the S parameter data does not meet certain criteria.

Impedance (TDR) Step response (TDT) Impulse response (TDT)

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 12
Mixed-mode S-parameters

Single-ended S parameters can be converted to mixed-mode S parameters

to describe differential signals.

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 13
Transmission line
• Critical part of the channel that connects the source (driver) to the
destination (receiver)
• It can be described with its electrical characteristics: Z0, tpd, loss, etc.
• Do not uniquely determine the geometry (no solution or many solutions)
• Typical aspect ratio (trace width/dielectric height) of 50 ohm
traces: from 2 (microstrip) to 1 (stripline)

∆𝑅 + 𝑗𝜔∆𝐿 𝛾= (∆𝑅 + 𝑗𝜔∆𝐿)(∆𝐺 + 𝑗𝜔∆𝐶)

𝑍0 =
∆𝐺 + 𝑗𝜔∆𝐶 𝛾 = 𝛼 + 𝑗𝛽 = 𝛼 + 𝑗𝜔𝑡𝑝𝑑

Lossless case (R = 0, G = 0)
𝑡𝑝𝑑 = 𝐿𝐶
Equivalent circuit of a TL segment, length = Δx 𝐿 𝑙 𝑐
𝑍0 = 𝑡𝑝𝑑 = ,𝑣 =
𝐶 𝑣 𝜀𝑒𝑓𝑓

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 14
 Losses, resistive vs. dielectric

Standard FR4 dielectric, Dk=4.3, tanδ=0.02 Better dielectric, Dk=3.7, tanδ=0.002

h=150um, w=250um, Z0 ~ 50 Ohm h=150um, w=300um , Z0 ~ 50 Ohm
dielectric loss dominates above 900MHz conductor loss dominates, wasting the expensive dielectric
with tight coupling and surface roughness it gets worse
Surface roughness of the conductor increases the resistive loss at higher frequency. Use wider
traces to reduce the impact.
1
𝑎𝑡𝑡𝑒𝑛 𝑑𝐵 𝑖𝑛 ~ 𝑓[𝐺𝐻𝑧] + 2.3 × 𝑓[𝐺𝐻𝑧] × 𝐷𝑓 × 𝐷𝑘, Figure of Merit ~ 0.1 – 0.3 dB/in/GHz
𝑤[𝑚𝑖𝑙𝑠]

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 15
Coupled traces, differential
impedance

200um Coupled microstrip traces

400um

Coupled stripline traces

FR4, Dk=4.3, tanδ=0.02

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 16
 Tight vs loose coupling
HyperLynx v8.2.1

HyperLynx v8.2.1

h=150um h=200um
w=180um w=350um
s=150um s=1000um
Zdiff=100.8ohm GND
GND
Zdiff=100.3ohm

Tight coupling decreases differential impedance. Need either narrower traces, or higher
dielectric. This may lead to more losses. Loose coupling may compromise routing density.

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 17
 Loss in coupled microstrip traces

Sdd21 Sdd21

S41
S21
S21 S41

Tight coupling Loose coupling

Judging the loss of the interconnect using only S21 is difficult, if traces are coupled.
If the coupling is intentional (differential trace), use SDD21 instead.

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 18
 Inter-symbol Interference (ISI)

Frequency dependent (!) loss causes rise time degradation.

Design File: Losses_time_domain
HyperLynx LineSimv8.2.1

TL1

U1 51.1 ohms R1
2.413 ns
1 40.000 cm
Coupled Stackup
100.0 ohms
2
TL2
TX_diff
Rise time degradation causes vertical and
51.1 ohms
2.413 ns
horizontal eye collapse. State of the signal is
40.000 cm
Coupled Stackup influenced by previously transmitter bits.

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 19
 Attenuation at Nyquist
Sdd21

20cm, FR4 microstrip

40cm, FR4 microstrip

10Gb/s, 5GHz Nyquist

Practical limits:
-8dB limit without EQ,
-15dB CTLE,
-25dB CTLE+FFE+DFE

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 20
Mode conversion, frequency domain

Mode conversion (differential skew), check SCD terms

Mixed-mode S parameters SDD21_3ps

SDD21_18ps
SCD21_18ps Design File: S_params_mode_conversion
HyperLynx LineSimv8.2.1

TL1
N1 N2

51.1 ohms
603.206 ps
10.000 cm
Coupled Stackup
SCD21_3ps TL2 TL3
N3 N4

51.1 ohms 51.2 ohms

603.206 ps 18.112 ps
10.000 cm 0.300 cm
Coupled Stackup Stackup

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 21
Mode conversion, time domain

Differential Differential
Common Common

No skew 18ps skew

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 22
Mode conversion summary
• There is no perfect interconnection, there is always mode
conversion
• Skew (driver, traces, connectors, PCB dielectric etc.), asymmetries
• Issues related to mode conversion
• Distorted differential signal, EMI, ISI (reflected common signal
converts back to differential)
• Solutions
• Reduce skew to achieve << 10% UI, match near mismatch
• Terminate common signal (no conversion back to differential)
• Use symmetrical ground return vias (GSSG)
• Use better dielectric glass weave (1086, 3313), better glass fill or
zig-zag routing

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 23
Crosstalk
• Near-end crosstalk (NEXT)
• In all forms of coupled lines
• Depends on the mutual capacitance and inductance
𝐾𝑛𝑒𝑥𝑡 = (𝐶𝑀 𝐶 + 𝐿𝑀 𝐿) 4
• Does not depend on coupled length for long traces (tr<2tpd)
𝑉𝑛𝑒𝑥𝑡 = 𝐾𝑛𝑒𝑥𝑡 𝑉
• Proportional to the coupled length for short traces (tr>2tpd)
𝑉𝑛𝑒𝑥𝑡 = 𝐾𝑛𝑒𝑥𝑡 𝑉 2𝑡𝑝𝑑 𝑡𝑟

aggressor TX RX

victim RX TX

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 24
Crosstalk
• Far-end crosstalk (FEXT)
• Only in inhomogeneous coupled lines (e.g. MS)
• Depends on the difference in velocity between even and odd
propagation modes (no difference in stripline, no FEXT)
𝐾𝑓𝑒𝑥𝑡 = (𝐶𝑀 𝐶 − 𝐿𝑀 𝐿) 4
• Proportional to the coupled length
𝑉𝑓𝑒𝑥𝑡 = 𝐾𝑓𝑒𝑥𝑡 𝑉(2𝑡𝑝𝑑 𝑡𝑟 )

aggressor TX RX

victim TX RX

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 25
 Crosstalk, frequency and time domain
S21
Microstrip

NEXT lasts for 2TD

S31
S41

S21
Stripline

S31

S41

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 26
 Crosstalk, frequency and time domain
S21
Microstrip

FEXT in UI

S31
S41

S21
Stripline

S31

S41 No FEXT

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 27
Crosstalk, mitigation
• Use stripline, no FEXT
• Loosely coupled allows to reduce dielectric height, less fringe fields

• Microstrip should be very short

• If you need microstrip traces, use large separation (s > 3w)
• Reduce coupled length as much as possible
• Use 2D field solver for estimating the crosstalk

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 28
Discontinuities
• Discontinuities cause reflections
• May impact the channel for MANY bit periods (difficult to
compensate with equalization)
• Depends on many factors
• Rise time, data rate, length and location of the discontinuity, losses
• Single reflection is tolerated if driver is terminated
• Multiple discontinuities are much worse
• Losses could help, if you cannot avoid a discontinuity make
the reflected signal travel longer
• Typical discontinuities
• Stubs (routing, termination), via, imperfect return, connectors,
packages

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 29
Routing via
• Provide connection between different PCB layers
• Consists of the thru and stub part
• Features:
• Hole diameter
• Capture pad size
• Clearance diameter
• Non-functional pads (NFP)
• Differential via pitch
• Via length
• LC pi approximation only
at low frequencies
• Use 3D field solver to explore design space

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 30
Via optimization
• Get rid of stubs - first priority
1 1 1 𝑐
• 𝑓𝑟𝑒𝑠 = = should be > 2 x signal bandwidth (@TX)
4 𝑡𝑝𝑑 4 𝑙𝑠𝑡𝑢𝑏 𝐷𝑘𝑒𝑓𝑓

• Try to match impedance

• Capture pads, and clearance hole diameter affect capacitance
• Drill diameter affect inductance
• Remove NFPs, they increase C and Dkeff (electrical length increase)
• Differential via pitch
• Tight spacing will reduce noise injected into cavity
• BUT, also decreases differential impedance => compensate
• Return vias help to reduce ground bounce from common
signal
• No impact on differential signals

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 31
Power Delivery Network
• Deliver power from source to ICs PDN ZPDN
• Provide return path for signals
V
• Keep radiation within EMI limits
VRM IC
• Complex system consisting of:
• Voltage Regulator Module(s) (VRM)
𝑉𝑟𝑖𝑝𝑝𝑙𝑒 > 𝑉𝑃𝐷𝑁 = 𝐼 𝑓 × 𝑍𝑃𝐷𝑁 𝑓
• Decoupling capacitors 𝑉𝑟𝑖𝑝𝑝𝑙𝑒
• Vias, traces, planes on the PCB 𝑍𝑡𝑎𝑟𝑔𝑒𝑡 𝑓 = 𝑍𝑃𝐷𝑁 𝑓 <
𝐼(𝑓)
• Packages, etc. 𝑉𝑑𝑑 × 𝑟𝑖𝑝𝑝𝑙𝑒
𝑍𝑡𝑎𝑟𝑔𝑒𝑡 <
𝐼𝑡𝑟𝑎𝑛𝑠𝑖𝑒𝑛𝑡
• Need to design Z(f) according to Assuming:
𝑃
the power rail requirements => 𝐼𝑡𝑟𝑎𝑛𝑠𝑖𝑒𝑛𝑡 ≈ 0.5𝐼𝑝𝑒𝑎𝑘 , 𝐼𝑝𝑒𝑎𝑘 = 𝑚𝑎𝑥 , 𝑟𝑖𝑝𝑝𝑙𝑒 = 5%
𝑉𝑑𝑑
2
𝑉𝑑𝑑 × 5% 𝑉𝑑𝑑
• Take into account the limits set 𝑍𝑡𝑎𝑟𝑔𝑒𝑡 <
0.5𝐼𝑝𝑒𝑎𝑘
= 0.1 ×
𝑃𝑚𝑎𝑥
by the package and chip
PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 32
PDN design challenge

Package inductance:
~nH - ~pH

DC-10kHz 10-100kHz 100kHz-100MHz Beyond 100MHz

On-die Capacitance
130nm technology:
𝑛𝐹
130 2
𝑐𝑚

We can influence this region.

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 33
Decoupling
• Bulk capacitors
• Electrolytic: high C, high ESR, high L
• Tantalum: high C, medium ESR, medium L
• Multi-layer Ceramic Capacitors (MLCC)
• Medium C, low ESR, low L
• Low ESR could mean high Q, which is not always good
• ESL depends also on mounting
• How to achieve ESL = 0.5-2nH
• We have to reduce parasitic inductances
• Bring planes close to the IC
• Use thin dielectric between planes
• Use short and wide surface traces

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 34
Ansys Capacitor Library Browser
• Define VRM
• Define target Z
• Select capacitors
• Vendor
• Size
• Use automatic
optimization
• Adjust manually

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 35
Tools
• Impedance calculators
• Quick answer but not always accurate, good for estimation
• PCB Saturn, Qucs
• Field solvers
• 2D/3D, hybrid
• Slightly more complicated to set up, but accurate
• CERN
• ANSYS EM (HFSS, Q3D, Siwave, Designer, Via wizard, PI advisor)
• HyperLynx (not supported)
• Cadence
• Other tools: CST (3D EM solver), Qucs

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 36
Measurement

TDR
• TDR uses voltage step with
certain rise time (=> BW)
• TDR has a broadband receiver
• Higher noise floor
• TDR source power roll-off
limits dynamic range
• VNA uses single-tone sine
wave
• VNA has narrow IF bandwidth
• Lower noise floor

VNA
• Higher dynamic range

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 37
TDR vs VNA, dynamic range
S-parameters (measurement) Eye diagram (simulation, ANSYS)

5Gb/s PRBS-7
(PNA)

5Gb/s PRBS-7
(TDR)

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 38
 Controlled impedance on very high
density flex circuits
• G. Blanchot, M. Kovacs, T. Gadek, Gianluca Traversi, Francesco De Canio
• Investigated the impedance of various routing topologies
• Built test board to measure impedances and compared with previously calculated values

Edge coupled microstrip Edge coupled stripline Broadside coupled stripline Broadside coupled offset stripline
U.Fl U.Fl
connector connector U.Fl U.Fl
connector connector

93 mm 8.3 mm 3 mm
93 mm 20 mm 3 mm
PCB cut TR line TR line TR line
PCB cut TR line TR line TR line
Wire bond Wire bond Wire bond Wire bond
pads of chip pads of chip pads of chip pads of chip
PCB cut TR line TR line TR line PCB cut TR line
Termination TR line TR line
Termination

Shorter test line = 101 mm Longer test line = 113 mm

U.Fl U.Fl U.Fl U.Fl
connector connector connector connector
PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 39
Controlled impedance on very high
density flex circuits, measurement
Longer transmission lines impedance, resistance compensated
110

100

90
Edge_coupled_microstrip_long_corre
80
cted_R
70 Edge_coupled_stripline_long_correct
ed_R
60
Broadside_cp_offset_stripline_long_
50 corrected_R

40 Broadside_cp_stripline_long_correct
ed_R
30
-88.1
-78.6
-69.1
-59.6
-50.1
-40.6
-31.1
-21.6
-12.1
-2.6
6.9
16.4
25.9
35.5
45.0
54.5
64.0
73.5
83.0
92.5
102.0
111.5
121.0
130.5
140.0
Length [mm]

• Impedance measurements are well in line with simulation results, small

difference observed for the broadside coupled striplines.
• Edge-coupled microstrip and stripline differential pairs showed 80 Ω –
90 Ω impedance, close to the target 100 Ω value.

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 40
Light weight readout cable for inner
barrel pixel readout

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 41
Light weight readout cable for inner
barrel pixel readout, S parameters

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 42
 Light weight readout cable for inner
barrel pixel readout, time domain
Eye diagram simulation on built-in cable model, L=2.7m TD=0.008, Eye diagram simulation using FFE on built-in cable model, L=2.7m
1.2Gbps TD=0.008, 1.2Gbps

Simulation Simulation

Eye diagram simulation on measured S parameters, L=2.7m Eye diagram simulation using FFE on measured S parameters ,
TD=0.008, 1.2Gbps L=2.7m TD=0.008, 1.2Gbps
Simulation using Simulation using
measured model measured model

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 43
ALICE ITS upgrade, Outer Barrel
• Gianluca Aglieri, Antoine Junique
• Transmission lines on Flexible Printed Circuits (Al/Polyimide
or Cu/Polymide)
• specifications, design, modelling
• identification of critical parameters (resistive losses in ITS case)
• identification of architectural trade-offs e.g. bit-rate vs physical
constraints (material, thickness, lengths) and definition of system
specs
• Frequency domain synthesis/analysis, S parameters models
transient domain simulation (including the "virtual" eye-
diagrams)

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 44
 ALICE ITS upgrade, Outer Barrel
Frequency domain

Al, L=1500 mm, Roughness=5 um Cu, L=1500 mm, Roughness=5 um

Time domain

PRBS @ 320Mb/s, no pre-emphasis PRBS @ 320Mb/s, no pre-emphasis

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 45
ALICE ITS upgrade, Outer Barrel
• Transmission of 1.2 Gb/s on Al Flex over 27cm robust
• Transmission of 160 Mb/s on Al/Cu Flex over 1.5m robust
• Pre-emphasis desirable
• Transmission of 320 Mb/s on Flex over 1.5m possible
• Pre-emphasis necessary
• Copper and differential microstrips facilitate

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 46
GBTx test board PDN
• 4-port sensing (Kelvin method) for measuring low impedance (plane)
• Simulation carried out using Ansys
SIwave
• Nice match above 1 MHz
• Mismatch at low frequency could be
due to capacitor model

David Porret
PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 47
 PCIe40 PDN, current density
Jean-Pierre Cachemiche, Fred Rethore (CPPM)
Cadence Sigrity

Current density too high

Reshaping and splitting planes to

reduce current

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 48
 PCIe40 PDN, IR drop
Jean-Pierre Cachemiche, Fred Rethore (CPPM)
Cadence Sigrity
VCCT (0.9V, 5A) ~ 60mV
VCCR (0.9V, 13A) ~ 160mV

Redesigned shapes to reduce drop

VCCT (0.9V, 5A) ~ 15mV

VCCR (0.9V, 13A) ~ 50mV
PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 49
PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 50
Backup slides

Csaba SOOS, Signal and Power Integrity Design

PH-ESE seminar, 9/6/2015 51
Practices
 PDN analysis, mounting inductance

Bottom

Top

Capacitor Model Mounting Quality Total Mounting Estimated ESL, Actual Resonance Resonance
Inductance, nH nH Frequency, MHz Frequency w/o
Mounting, MHz
Bottom C6 C=0.1uF, ESL=Auto, ESR=25mOhms good 1.52 0.31 12.89 27.71
Top C10 C=0.1uF, ESL=Auto, ESR=25mOhms good 0.63 0.28 19.98 27.71
PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 52
PDN analysis, laminate thickness
• Thinner laminate helps to reduce the impedance, but watch out for anti-
resonance (Cplane + decoupling inductance)
Anti-resonance

Thinner laminate

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 53
Unwanted coupling seen on S21

Design File: S_params_coupled_resonator

HyperLynx LineSimv8.2.1

TL1
N1 N2

50.7 ohms
298.538 ps
5.000 cm
Coupled Stackup

TL2

60.2 ohms
R1 296.567 ps R2
5.000 cm
Coupled Stackup

1.0 Mohms 1.0 Mohms

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 54
 HyperLynx, PCIe Gen3 channel

Design File: Kintex7_IBIS_AMI_PCIe_channel

HyperLynx LineSimv8.2.1

U2 J1 J3 J2 U3
1p Port1 Port3 Port1 Port2 Port1 Port3 2n

Port2 Port4 Port3 Port4 Port2 Port4

1n Xilinx_7k325t_ff... PCIeGen3_14in_... Xilinx_7k325t_ff... 2p
xilinx_7gtx_tx xilinx_k7_gtx_ami_rx
xilinx_7gtx_tx rx_n

PH-ESE seminar, 9/6/2015 Csaba SOOS, Signal and Power Integrity Design Practices 55