9/18/12

CONTENTS

1
FACULTY OF COMPUTER SCIENCE & INFORMATION SYSTEM
2

Analog quantities

•  Most natural quantities that we see are analog and

vary continuously.
•  Analog systems can generally handle higher power
than digital systems.
Temperature
(°F)
Example:
100
95
90
85
80
75
70
Time of day
1 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 6 7 8 9 10 11 12
A .M . P.M .

3 Resource: Floyd, Digital Fundamentals, 10th Edition 4

Digital quantities Analog vs Digital

Temperature
Example:
(°F)

100
95
90
85
80
75
70
Time of day
1 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 6 7 8 9 10 11 12
A .M . P.M .

•  Digital systems can process, store, and transmit

data more efficiently but can only assign discrete
values (discontinuous) to each point.

Resource: Floyd, Digital Fundamentals, 10th Edition 5 6

2012/13(1) @ m 1
 9/18/12

Ex Ex
tr tr
a a
Example of sampling analog-
to-digital (frequency at least 2
times higher than analog)

http://www.blazeaudio.com/howto/bg-digital.html

http://www.geardiary.com/2011/04/01/music-diary-notes-the-brave-new-
world-of-digital-music/digital_sampling/
http://musicandcomputers306.blogspot.com/2010/10/waveforms-ad-conversion-sampling.html

7 8

Exercise: Which of the following belong to

analog system?
Example: Analog systems

(a) (b) (c)

(d) (e) (f)

Resource: Google searched 9 Resource: Google searched 10

Digital

Example: Digital systems

*DSL-2320B (ADSL Modem)

Resource: Google searched 11 Resource: http://www.wirelessnetworkproducts.com/dsl-2320b.aspx 12

2012/13(1) @ m 2
 9/18/12

Digital
Exercise: Match the picture to which digital
application system it belong to.

Resource: http://www.wirelessnetworkproducts.com/dsl-2320b.aspx 13 14

Analog and Digital Systems

•  Many systems use a mix of analog and digital

electronics to take advantage of each technology.
•  A typical CD player accepts digital data from the CD
drive and converts it to an analog signal for
amplification.

http://www.it-echo.com/2009/11/14/bose-wave-music-system-and-multi-cd-changer-bundle.html
http://cdn-static.zdnet.com/i/story/61/18/006128/31929466-2-440-overview-1.gif

15 Resource: Floyd, Digital Fundamentals, 10th Edition 16

Analog and Digital Systems

CD drive

10110011101 Digital-to-analog Linear amplifier

Digital data converter Analog
reproduction
of music audio Speaker
signal
Sound
CD drive waves

10110011101 Digital-to-analog Linear amplifier

Digital data converter Analog
reproduction
of music audio Speaker
signal
Sound
waves

Resource: Floyd, Digital Fundamentals, 10th Edition 17 18

2012/13(1) @ m 3
 9/18/12

http://www.idt.com/products/data-converters

Analog to Digital Converter (ADC):

•  Convert analog signal into digital signal using process such as
sampling, quantization process and digital conversion.
•  Error will occur during the sampling and quantization, hence
loss of information can happen.

Digital to Analog Converter (DAC):

•  Needed if the speaker is using analog system.
•  Need to convert the digital data to analog signal in order for the
speaker works properly and the sound can heard by human.

19 20

Binary digits and logic levels

Digital electronics uses

circuits that have two states, VH(max)
which are represented by HIGH •  Digital waveforms change between the LOW
two different voltage levels: VH(min) and HIGH levels.
Invalid
VL(max)
•  A positive going pulse is one that goes from a
normally LOW logic level to a HIGH level and
LOW
VL(min)
then back again. Digital waveforms are made
up of a series of pulses.
A bit can have the value
of either a 0 or a 1,
depending on if the
voltage is HIGH or LOW.
Resource: Floyd, Digital Fundamentals, 10th Edition 21 Resource: Floyd, Digital Fundamentals, 10th Edition 22

HIGH HIGH
Rising or Falling or Falling or Rising or
leading edge trailing edge leading edge trailing edge

LOW LOW
t0 t1 t0 t1

(a) Positive–going pulse (b) Negative–going pulse

23 24

2012/13(1) @ m 4
 9/18/12

Digital Waveforms

Periodic

Non-Periodic / Aperiodic

25 26

Hz

seconds

27 28

= (0.01 * 10-3) s x 103 = (0.01 * 10-3) s x 106

= (0.01 * 10-3+3) ms = (0.01 * 10-3+6) µs
= (0.01 * 100) ms = (0.01 * 103) µs
= 0.01 ms = 10 µs

29 30

2012/13(1) @ m 5
 9/18/12

31 32

Pulse width Pulse definitions

•  In addition to frequency and period, repetitive pulse

waveforms are described by the amplitude (A), pulse
width (tW) and duty cycle.
•  Duty cycle is the ratio of tW to T.
Overshoot
Ringing Volts
Droop
90%
Amplitude tW
50%
Pulse width Pulse
width
Amplitude (A) (tW)
10%
Ringing

Base line Time

Undershoot
Period, T
tr tf
Rise time Fall time
Resource: Floyd, Digital Fundamentals, 10th Edition 33 Resource: Floyd, Digital Fundamentals, 10th Edition 34

Exercise: Given the duration or period is 1000 ms,

determine the on state and off state for the
following system that operate with different
ratio of duty cycle:

i)  25%

ii)  50%

35 36

2012/13(1) @ m 6
 9/18/12

Timing diagram

A timing diagram is used to show the relationship

between two or more digital waveforms,
Bit time 7

Clock Clock
1 2 3 4 5 6 7 8

A A

B B

C C
A, B, and C LOW

A diagram like this can be observed A=?, B=?, C=? A, B, and C HIGH
A=1, B=1, C=1
directly on a logic analyzer.
Resource: Floyd, Digital Fundamentals, 10th Edition 37 Resource: Floyd, Digital Fundamentals, 10th Edition 38

Data transfer: Serial and parallel data

1 0 1 1 0 0 1 0
t0 t1 t2 t3 t4 t5 t6 t7
Data can be Computer Modem

transmitted by
either serial 1

transfer or Computer 0 Printer

parallel transfer. 1

Exercise: Complete the 1

truth table. 0
t0 t1

Resource: Floyd, Digital Fundamentals, 10th Edition 39 Resource: Floyd, Digital Fundamentals, 10th Edition 40

Basic logic function

True only if all input

conditions are true.

True only if one or more

input conditions are true.

Indicates the opposite

condition (inverter).

41 Resource: Floyd, Digital Fundamentals, 10th Edition 42

2012/13(1) @ m 7
 9/18/12

43 44

45 Resource: http://www.chem.uoa.gr/applets/appletgates/Images/Image1.gif 46

47 48

2012/13(1) @ m 8
 9/18/12

49 Resource: Floyd, Digital Fundamentals, 10th Edition 50

51 52

http://msdn.microsoft.com/en-us/library/60ecse8t(v=vs.80).aspx

Ex Ex
tr tr
a a

http://www.chinese-symbols.com

http://www.ehow.com/how_7162480_convert-ascii-values-visual-basic.html

http://facebooksmileysinfo.com/wp-content/uploads/2012/04/Smiley-
Facebook-emoticons.jpg

http://www.cool-smileys.com/wp-content/uploads/2009/06/regular-msn-emoticons.jpg

http://allenmathblog.files.wordpress.com/2012/01/integers.jpg
http://depositphotos.com/2746252/stock-illustration-Arabic-alphabet.html

53 54

2012/13(1) @ m 9
 9/18/12

HIGH
9 Encoder
8
7
6 Binary code

The encoding function 5

4
3
for 9 used for
storage and/or Multiplexer Demultiplexer
computation A D
2 Data from Data from Data from Data from
7 8 9 1
0 A to D B to E C to F A to D
4 5 6 ∆t1 ∆t1
∆ t1 ∆ t2 ∆ t3 ∆t 1
1 2 3 B E
0 . +/– ∆t2 ∆t2
Calculator keypad
∆t3 ∆t3
C F
The decoding function Decoder

Binary input Switching Switching

sequence sequence
control input control input

7-segment display

Resource: Floyd, Digital Fundamentals, 10th Edition 55 Resource: Floyd, Digital Fundamentals, 10th Edition 56

MUX

DEMUX

57 58

Examples:

Counter Parallel
output lines Binary Binary Binary Binary Binary
code code code code code
1 2 3 4 5 for 1 for 2 for 3 for 4 for 5

Input pulses
Sequence of binary codes that represent
the number of input pulses counted.

Resource: Floyd, Digital Fundamentals, 10th Edition 59 60

2012/13(1) @ m 10
 9/18/12

An example of laboratory prototyping is shown. The

circuit is wired using DIP chips and tested. DIP chips and surface mount chips

DIP Pin 1
chips
In this case, testing
can be done by a
computer connected to
the system. Dual in-line package Small outline IC
(DIP) (SOIC)

(Dual in-line package)

Resource: Floyd, Digital Fundamentals, 10th Edition 61 Resource: Floyd, Digital Fundamentals, 10th Edition 62

IC and conventional
through-hole technology Surface Mount PCB
Other surface mount technology (SMT)
packages:

https://neuromorphs.net/ws2007/wiki/smd
http://aa7ee.wordpress.com/page/4/

End view End view End view

SOIC PLCC LCCC

(Small-outline IC) (Leadless Ceramic
(Plastic Leaded
Chip Carrier) Chip Carrier)

http://www.pcb-manufacturers.co.uk/pcb-production-examples-c.html
http://jeelabs.org/tag/teardown/

Resource: Floyd, Digital Fundamentals, 10th Edition 63 64

Integrated circuit

Cutaway view of DIP (Dual-In-line Pins) chip:

Plastic
Chip case

Pins

Resource: Floyd, Digital Fundamentals, 10th Edition 65 66

2012/13(1) @ m 11
 9/18/12

Ex
tr
a

http://www.rkonlinestore.co.uk/556-dual-timer-ic-16-pin-
dip-pack-of-4-391-p.asp

http://www.visual6502.org/images/263P/
SSI_263P_8404_chip1_package_top.jpg

http://www.nysemagazine.com/lsicorp

http://www.ebay.com/itm/10pcs-IC-TP5089N-DIP-16-PIN-TP5089-/310306081949
http://electroschematics.com/6529/7400-datasheet/

67 68

CMOS –
http://www.creativeplanetnetwork.com/dcp/news/
cmos-technology-primer/40995

69 70

71 72

2012/13(1) @ m 12
 9/18/12

Resource: http://upload.wikimedia.org/wikipedia/commons/thumb/a/a3/ Resource: http://upload.wikimedia.org/wikipedia/commons/thumb/f/fa/

Altera_MAX_7128_2500_gate_CPLD.jpg/300px-Altera_MAX_7128_2500_gate_CPLD.jpg Altera_StratixIVGX_FPGA.jpg/300px-Altera_StratixIVGX_FPGA.jpg
73 74

Resource: Floyd, Digital Fundamentals, 10th Edition 75

2012/13(1) @ m 13