Launch User Guide
Launch User Guide
LAUNCHXL-F28379D Overview
The C2000™ LAUNCHXL-F28379D LaunchPad™ is a complete low-cost development board for the
Texas Instruments Delfino™ F2837xD devices. The LAUNCHXL-F28379D kit features all the hardware
and software necessary to develop applications based on the F2837xD microcontrollers. This LaunchPad
is based on the superset F28379D device, and easily allows users to migrate to lower feature set and/or
lower pin count F2837x devices once the design needs are known. It offers an on-board JTAG debug tool
allowing direct interface to a PC for easy programming, debugging, and evaluation. In addition to JTAG
emulation, the USB interface provides a UART serial connection from the F28379D device to the host PC.
Contents
1 Introduction ................................................................................................................... 2
2 Kit Contents................................................................................................................... 3
3 Installation .................................................................................................................... 4
4 Getting Started With the LAUNCHXL-F28379D ......................................................................... 5
5 Hardware Configuration ..................................................................................................... 5
6 LAUNCHXL-F28379D Hardware .......................................................................................... 8
7 References .................................................................................................................. 26
8 Frequently Asked Questions (FAQ) ...................................................................................... 27
List of Figures
1 LAUNCHXL-F28379D Board Overview ................................................................................... 3
2 P01_Block Diagram ........................................................................................................ 10
3 P02_XDS100v2............................................................................................................. 11
4 P03_Power .................................................................................................................. 12
5 P04_ADCIND ............................................................................................................... 13
6 P05_PWM-DAC ............................................................................................................ 13
7 P06_BoosterPack Headers ............................................................................................... 14
8 P07_F28379D-PWR ....................................................................................................... 14
9 P08_F28379D-IO1 ......................................................................................................... 15
10 P09_F28379_IO2 .......................................................................................................... 16
11 P10_EX-Headers ........................................................................................................... 17
12 Top ........................................................................................................................... 18
13 GND .......................................................................................................................... 18
14 Route1 ....................................................................................................................... 18
15 Route2 ....................................................................................................................... 18
16 VDD .......................................................................................................................... 18
17 Bottom ....................................................................................................................... 18
18 Top Silkscreen Overlay .................................................................................................... 18
19 Bottom Silkscreen Overlay ................................................................................................ 18
20 Top Pad Master ............................................................................................................ 19
21 Bottom Pad Master ........................................................................................................ 19
22 ................................................................................................................................ 28
List of Tables
1 Introduction
Users can download an unrestricted copy of the latest version of Code Composer Studio™ IDE to write,
download, and debug applications on the LAUNCHXL-F28379D board. The debugger is unobtrusive,
allowing the user to run an application at full speed with hardware breakpoints and available single step
execution while consuming no extra hardware resources.
As shown in Figure 1, the LAUNCHXL-F28379D LaunchPad features include:
• USB debugging and programming interface via a high-speed galvanically isolated XDS100v2 debug
probe featuring a USB/UART connection
• Superset TMS320F28379D device
• Two user LEDs
• Device reset pushbutton
• Easily accessible device pins for debugging purposes or as sockets for adding customized extension
boards
• Dual 5 V quadrature encoder interfaces
• CAN Interface with integrated transceiver
• Boot selection switches
• Differential Amplifier to provide buffered signals to ADCD for 16-bit mode
• Optional SMA connection points P/N:SMA-J-P-H-ST-EM1
• Four Sigma Delta demodulator inputs brought to the BP headers
{ {
XDS100v2 On-Board Electrically Isolated PC Interface
Debug Probe When power to the F28379D device is
Enables JTAG debugging/ supplied externally through the
programming as well as provides serial BoosterPack headers, JP1, JP2, and JP3
communication back to the PC. The XDS100 may be removed to enable electrical
can also provide power to the target MCU. isolation of the board from the PC.
Reset
(S3)
Optional SMA Jacks TMS320F28379D
(J19 and J20)
Microcontroller
Power Jumpers (U1)
(JP4 and JP5)
(JP3)
{ 40-pin BoosterPack Connectors
(J5, J6, J7, and J8)
2 Kit Contents
The LAUNCHXL-F28379D LaunchPad kit includes the following items:
• C2000 Delfino LaunchPad Board (LAUNCHXL-F28379D)
• Mini USB-B Cable, 0.5m
• Quick Start Guide
2.1 Revisions
The first production revision of the LAUNCHXL-F28379D in 2016 was Revision 1.1. In late 2017 the
LAUNCHXL-F28379D revision changed from 1.1 to 2.0 to fix various issues and make improvements to
the design.
All Revisions:
• Resistor R7 in the oscillator circuit is incorrectly placed or should not be installed. This resistor may
impact startup time or robustness of the clocking circuit over the full operating range of the MCU or
different physical layouts of this circuit. The probability is low that this resistor will have any impact on
the functionality of this EVM as is not intended to be operated outside of Standard Temperature and
Pressure in a lab or prototype environment. Do not use this circuit as reference. Follow the
requirements for the Oscillator schematic as documented in the MCU Datasheet.
• The SCIA pins routed to the XDS100 v2 are not valid SCI boot mode pins. In addition, the other boot-
able SCI pins are not routed to any external connector. In other words, this LaunchPad is not capable
of using the Boot to SCI boot mode. The TMDSCNCD28379D can be used to evaluate this feature.
Revision 1.1:
• ADCINA2 is shorted to VREFHIB. It is recommended that users avoid using the ADCINA2 channel.
• The VIN+ signal of component U1 may be shorted to ADCINB4 and/or ADCINC4 due to variance in
manufacturing tolerances. No issues have been reported, but the clearances violate manufacturing
rules and a short may occur.
• The silkscreen for the ADC channels on J3 and J7 are mixed up and some may be incorrect.
Reference the schematic for the proper pin positions.
• J3 and J7 connectors are labeled incorrectly on the backside silkscreen. Refer the Rev 1.1 schematic
for the proper signal locations on the connector
Revision 2.0:
A revision was made to resolve the layout issues present on revisions 1.1. In addition to the fixes for
aforementioned issues, additional changes were made to the schematic and layout to improve available
features and increase usability.
• User LEDs and current limiting resistor values were changed to prevent the LEDs from being too bright
to look at directly.
• The CAN signal header J12 was shifted towards the center of the board and the silkscreen properly
aligned. PGND was removed and replaced with GND for the proper grounding of the CAN signals.
• J11 and J13 were removed and replaced with a 0Ω resistor selection tree for routing between the
BoosterPack headers and the backside high-density connector J9. For more information on how to
configure these resistors for the desired routing, see Section 5.5.
• Additional EMIF1 signals were routed to J9 to enable SDRAM support. These signals are also routed
to the BoosterPack headers. As such, these signals have a resistor selection network for routing the
signals to either the BoosterPack headers, J9 or both. For the information on how to configure these
resistors for the desired routing, see Section 5.5.
• An additional jumper, J16, was added to the lower left corner of the board for an additional connection
point for supplying +5 V externally.
• ADC input signal conditioning circuit was updated for proper operation under additional operating
conditions. C4 is now 180 pF; R60/R61 are changed to 10k-Ω and are placed between the VOUT
signal of U13 to the VOCM of U1.
• Backside silkscreen for J3 and J7 have been corrected and reflect the proper signals at the noted
location on the connector.
3 Installation
The F28379D LaunchPad is supported in Code Composer Studio.
5 Hardware Configuration
The F28379D LaunchPad provides users with several options for configuring the board.
The LaunchPad also has a 5 V power rail. It can be supplied directly from the USB (not isolated)
generated from a 3.3 V to 5 V step-up regulator through JP6, or supplied externally through the
BoosterPack Headers or J16. Table 2 describes these various configurations.
The debug probe and USB are not isolated in configuration 1 since JP2 and JP3 are connected. The 5 V
supply is coming from the USB directly to the device side of the LaunchPad and can be used to power
other devices connected to the BoosterPack headers. In this configuration, do not connect JP6 as there
may be contention between the 5 V from the USB (JP3) and the 5 V from the on-board step-up regulator,
U12.
Configuration 2 is an isolated configuration where 3.3 V is supplied any way other than through JP1. In
this configuration, JP6 is connected allowing the 3.3 V to be stepped up to 5 V with the on-board step-up
regulator, U12. In this configuration ensure that no other 5 V source is connected to the BoosterPack
headers or through J16.
Configuration 3 is another isolated configuration since JP2 and JP3 are not connected. With JP6
disconnected, 5 V must be supplied through an external connection on the BoosterPack headers or J16.
Notice that this configuration does not rely on the 3.3 V supply being powered to provide the 5 V. To
supply 3.3 V to the device in an isolated configuration, see Table 1.
Keep in mind that the debug probe does not connect if the device is not in the emulation boot mode
(TRST switch in the UP-1 position). More information about boot mode selection can be found in the Boot
ROM section of the TMS320F2837xD Dual-Core Delfino Microcontrollers Technical Reference Manual.
6 LAUNCHXL-F28379D Hardware
Table 5. F28379D LaunchPad Pin Out and Pin Mux Options - J1, J3
Mux Value Mux Value
J1 J3
X 2 1 0 Pin Pin 0 Alt Function 2 X
3.3V 1 21 5V
GPIO32 2 22 GND
SCIRXDB GPIO19 3 23 ADCIN14 CMPIN4P
SCITXDB GPIO18 4 24 ADCINC3 CMPIN6N
GPIO67 5 25 ADCINB3 CMPIN3N
GPIO111 6 26 ADCINA3 CMPIN1N
SPICLKA (1) GPIO60 7 27 ADCINC2 CMPIN6P
GPIO22 8 28 ADCINB2 CMPIN3P
SCLA GPIO105 (2) 9 29 ADCINA2 CMPIN1P
SDAA GPIO104 (2) 10 30 ADCINA0 DACOUTA
(1)
For full pin muxing table for functions shown here and additional mux options, see the TMS320F2837xD Dual-Core Delfino™
Microcontrollers Data Manual.
(2)
This signal is also routed to the IO expansion header, J9. For information on how to configure this signal, see Section 5.5.
Table 6. F28379D LaunchPad Pin Out and Pin Mux Options - J4, J2
Mux Value Mux Value
J4 J2
X 2 1 0 Pin Pin 0 1 2 X
EPWM1A GPIO0 40 20 GND
EPWM1B GPIO1 39 19 GPIO61
EPWM2A GPIO2 38 18 GPIO123 SD1_C1 (1)
EPWM2B GPIO3 37 17 GPIO122 SD1_D1 (1)
EPWM3A GPIO4 36 16 RST
EPWM3B GPIO5 35 15 GPIO58 SPISIMOA (1)
OUTPUTXBAR1 GPIO24 34 14 GPIO59 SPISOMIA (1)
OUTPUTXBAR7 (1) GPIO16 33 13 GPIO124 SD1_D2 (1)
DAC1 32 12 GPIO125 SD1_C2 (1)
DAC2 31 11 GPIO29 (2) OUTPUTXBAR6 (1)
(1)
For full pin muxing table for functions shown here and additional mux options, see the TMS320F2837xD Dual-Core Delfino™
Microcontrollers Data Manual.
(2)
This signal is also routed to the IO expansion header, J9. For information on how to configure this signal, see Section 5.5.
Table 7. F28379D LaunchPad Pin Out and Pin Mux Options - J5, J7
Mux Value Mux Value
J5 J7
X 2 1 0 Pin Pin 0 Alt Function 2 X
3.3V 41 61 5V
GPIO95 42 62 GND
SCIRXDC (1) GPIO139 43 63 ADCIN15 CMPIN4N
SCITXDC (1) GPIO56 44 64 ADCINC5 CMPIN5N
GPIO97 45 65 ADCINB5
GPIO94 46 66 ADCINA5 CMPIN2N
SPICLKB (1) GPIO65 47 67 ADCINC4 CMPIN5P
GPIO52 (2) 48 68 ADCINB4
SCLB (1) GPIO41 (2) 49 69 ADCINA4 CMPIN2P
(1)
SDAB GPIO40 (2) 50 70 ADCINA1 DACOUTB
(1)
For full pin muxing table for functions shown here and additional mux options, see the TMS320F2837xD Dual-Core Delfino™
Microcontrollers Data Manual.
(2)
This signal is also routed to the IO expansion header, J9. For information on how to configure this signal, see Section 5.5.
Table 8. F28379D LaunchPad Pin Out and Pin Mux Options - J8, J6
Mux Value Mux Value
J8 J6
X 2 1 0 Pin Pin 0 1 2 X
EPWM4A GPIO6 80 60 GND
EPWM4B GPIO7 79 59 GPIO66
EPWM5A GPIO8 78 58 GPIO131 SD2_C1 (1)
EPWM5B GPIO9 77 57 GPIO130 SD2_D1 (1)
EPWM6A GPIO10 76 56 RST
EPWM6B GPIO11 75 55 GPIO63 SPISIMOB (1)
(1)
OUTPUTXBAR3 GPIO14 74 54 GPIO64 SPISOMIB (1)
(1)
OUTPUTXBAR4 GPIO15 73 53 GPIO26 SD2_D2 (1)
DAC3 72 52 GPIO27 SD2_C2 (1)
DAC4 71 51 GPIO25 OUTPUTXBAR2 (1)
(1)
For full pin muxing table for functions shown here and additional mux options, see the TMS320F2837xD Dual-Core Delfino™
Microcontrollers Data Manual.
6.2 Schematics
The following figures show the LAUNCHXL-F28379D Rev 2.0 schematic. The schematics for both
LAUNCHXL-F28379D Revision 2.0 and Revision 1.1 are located in C2000Ware.
DF40C-60DP-0.4V CAN
LEDS
Sheet 7 Sheet 10
Sheet 5
QEP Connector
Sheet 10
Power management
BoosterPack 1 Connector
Sheet 3
TMS320F28379D-NFBGA
Sheet 6
BoosterPack 2 Connector
Sheet 7 Sheet 6
Sheet 2
Sheet 2
FTDI_3V3 TP30
USBVCC
U17 L7 2.2uH
TPS62162DSGT
2 7
VIN SW
6
VOS
3 R46
EN
680R NI R18 0R 5%
5
FB
1% NI R19 0R 5%
EX_PAD
C44 NI R20 0R 5%
4
10uF
GND AGND R47 C45 C43 NI R16 0R 5%
1 8
PGND PG
22uF 100nF L2 L1
100K 1% D4
GREEN
9
12
37
64
20
31
42
56
1 VCC1 VCC2
9
4
2
R15 0R 5% D- 2
GND1 GND2
15
R33 0R 5% D+ 16 3 14 TCK
VCORE1
VCORE2
VCORE3
VPHY
VCCIO1
VCCIO2
VCCIO3
VCCIO4
VPLL
3 ADBUS0 INA OUTA
4
FTDI_3V3 ADBUS1
17 4
INB OUTB
13 TDI
18 5 12 TMS
5 ADBUS2 INC OUTC
50 19 6 11 GPIO43/SCIARX(->MCU)
VREGIN ADBUS3 IND OUTD
49 21 7 10
VREGOUT ADBUS4 NC EN
CON1 22 8 9
ADBUS5 GND1 GND2
D- 7 23
USBDM ADBUS6
C12 C13 C14 C15 24 ISO7240CDWR
ADBUS7
AGND 100nF 100nF 100nF 3.3uF D+ 8 AGND GND
USBDP
26
ACBUS0
6 27
REF ACBUS1
R22 1K 14
RESET# ACBUS2
28
AGND 1% ACBUS3
29
30
ACBUS4 TP13
ACBUS5
32 R23 1K FTDI_3V3 +3V3
R24 33 1% U7
ACBUS6
12K 34 16 1
ACBUS7 VCC2 VCC1
TP11 1% AGND 15 2
GND2 GND1
FTDI_3V3 U6 BDBUS0
38 14
OUTA INA
3 TDO
FT2232HQ-REEL BDBUS1
39 13
OUTB INB
4 GPIO42/SCIATX(<-MCU)
AGND BDBUS2
40 12
INC OUTC
5 JTAG_TRST
41 11 6
BDBUS3 NC2 NC1
6
U8 BDBUS4
43 10
EN2 EN1
7
C16 FTDI_CLK 4 R12 FTDI_CS 63 44 FTDI_3V3 9 8
CLK EECS BDBUS5 GND2 GND1
100nF 10K FTDI_CLK 62 45
EECLK BDBUS6
FTDI_CS 5 1% FTDI_DATA 61 46 D7 ISO7231CDWR
CS EEDATA BDBUS7
R26 680R
AGND DO
1 R31 2K2 BCBUS0
48 1% JP2
FTDI_DATA 3
DI
1% BCBUS1
52 BLUE 1 2
2 53
OSCI BCBUS2
93LC56BT-I/OT 54 D8 2.54mm 1x2
BCBUS3
2
3
OSCO BCBUS4
55 R27 680R
BCBUS5
57 1% R25 0R
AGND BCBUS6
58 RED NI 5%
59
BCBUS7
Q3 AGND GND
13
TEST PWREN#
60 PWREN# NI R32 0R 5%
SUSPEND#
36 SUSPEND# NI R30 0R 5%
12MHZ NI R28 0R 5%
AGND
GND1
GND2
GND3
GND4
GND5
GND6
GND7
GND8
C17 C18
TH
36pF 36pF
5% 5%
1
5
11
65
10
15
25
35
47
51
Figure 3. P02_XDS100v2
R53 178K
1%
+3V3 U4 +1V2 VDD
TPS62080ADSGT
8 6 L8 1uH
VIN PG L11 220R
1 7
EN SW
C79 3
MODE VOS
5
PAD
2 4
GND FB
10uF C81 C42 C46 C47 C48 C49 C75 C76 C77 C78
9 R55 39K2 R54 64.9K 10uF 2.2uF 2.2uF 2.2uF 2.2uF 2.2uF 2.2uF 2.2uF 2.2uF 2.2uF
1% 1%
GND C5
+3V3 VDDOSC +3V3 VDDA 100nF
GND
L4 60R L3 60R
+5V
U19
1 8
NC1 NC3
U13
C72 C71 C73 C74 C29 C27 C28 C30 1
DNC1 DNC2
8 2
-IN V+
7
2 7
VIN NC
2.2uF 2.2uF 100nF 100nF 2.2uF 2.2uF 100nF 100nF 3
TEMP VOUT
6 VREF R3 1K 3
+IN OUT
6 VREFHIA
4
GND TRIM/NR
5 1%
C2 C1 4
V- NC2
5
REF5030IDGKT R11
2.2uF 100nF C6 C22 C7 C19 OPA350EA/250 0.1R
1uF 1uF 1uF 1uF 1%
GND GND GND GND
C23
GND GND GND GND GND GND 22uF
L5 220R
+5V
C70 C68 C69 C56 C57 C58 C59 C60 C61 C62 C63 C64 C65 C66 C67
C9
10uF 10uF 10uF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF
GND
U11
1 8
NC1 NC3
GND GND
2 7
-IN V+
+5V 4 5 R52
V- NC2
U12 0.1R
LMR62421XMFE/NOPB D3 JP6 OPA350EA/250 1%
5
VIN SWITCH
1 1 2
C38
R14 1N5819HW-7-F R17 2.54mm 1x2 22uF
10K 30K1 C25
GND
R45
10K
1%
GND GND
Figure 4. P03_Power
C83
220nF
5
U1
PD
GND GND GND
VOUT-
VS-
VIN+
GND C40 TP21
THS4531IDGKR 180pF J21 TP22
ADCIND0 1 2 TP23
ADCIND1 3 4 TP24
VOUT+
5 6
VOCM
ADCIND2
VIN-
VS+
ADCIND3 7 8
4
GND
J20
NI R63 2K R64 2K R65 12R ADCIND5
SMA-J-P-H-ST-EM1 1% 1% 5%
R62 C82
49R9 100pF
1%
R61 C21
10K 1uF
1%
GND
Figure 5. P04_ADCIND
5
100nF U9
PWM/BASED/DAC2 R37 1K 1% GPIO160 VCC
GND D9 D10
PWM/BASED/DAC3 R40 1K 1% GPIO157 RED BLUE
GPIO34 1 6
1A 1Y
PWM/BASED/DAC4 R41 1K 1% GPIO158
GPIO31 3 4
2A 2Y
GND
Figure 6. P05_PWM-DAC
+3V3 +5V
J1 J3 J4 J2
+3V3 1 1 +5V PWM Out GPIO0/PWMOUT1A 10 10 GND
Analog In GPIO32 2 2 GND PWM Out GPIO1/PWMOUT1B 9 9 GPIO61/SPIACS GPIO(!)/PWM
UART RX(->MCU) GPIO19 3 3 ADCIN14/ANALOGIN Analog In PWM Out GPIO2/PWMOUT2A 8 8 GPIO123/SD1CLK1 GPIO(!)/SPI CS
UART TX(<-MCU) GPIO18 4 4 ADCINC3/ANALOGIN Analog In PWM Out GPIO3/PWMOUT2B 7 7 GPIO122/SD1D1 GPIO
GPIO(!) GPIO67 5 5 ADCINB3/ANALOGIN Analog In Timer Capture GPIO4/PWMOUT3A 6 6 RESET# Reset
Analog In GPIO111 6 6 ADCINA3/ANALOGIN Analog In Timer Capture GPIO5/PWMOUT3B 5 5 GPIO58/SPIAMOSI SPI MOSI
SPI Clk GPIO60/SPICLKA 7 7 ADCINC2/ANALOGIN Analog In/I2S WS GPIO(!) GPIO24/OPXBAR1 4 4 GPIO59/SPIAMISO SPI MISO
GPIO(!) GPIO22 8 8 ADCINB2/ANALOGIN Analog In/I2S CLK GPIO(!) GPIO16/OPXBAR7 3 3 GPIO124/SD1D2 GPIO(!)/SPI CS
I2C SCL GPIO105/I2CSCLA/J1 9 9 ADCINA2/ANALOGIN Analog Out/I2S DO GPIO(!) PWM/BASED/DAC1 2 2 GPIO125/SD1CLK2 GPIO(!)/SPI CS
I2C SDA GPIO104/I2CSDAA/J1 10 10 ADCINA0/ANALOGIN(DACA) Analog Out/I2S DI GPIO(!) PWM/BASED/DAC2 1 1 GPIO29/OPXBAR6 GPIO(!)
GND
GND
+3V3 +5V
JP4 JP5
1 2 1 2
GND GND
+3V3
VDDIO
U14A
A1 B1
VSS1 VDDIO25
A10
VSS2 VDDIO26
F13 VDD
A19 F16 U14B C84 C85 C3
VSS3 VDDIO27
E5 L14 E9 100nF 100nF X1
VSS4 VDDIO28 VDD1
E6
VSS5
VDDOSC F9
VDD2
E8 K5 36pF Q1
VSS6 VDD3
E12 H16 E11 VSSOSC 5% R7
VSS7 VDDOSC1 VDD4
E14 H17 F11 GND 1M
VSS8 VDDOSC2 VDD5
E15 G14 C4 10MHZ 1%
VSS9 VDD6
F5 G15 X2
VSS10 VDD7
F6
VSS11 VSSOSC1
H18 VSSOSC J14
VDD8
F8 H19 J15 R66 36pF
VSS12 VSSOSC2 VDD9
F12 K6 0R 5%
VSS13 VDD10
F14 P1 +3V3 R10 V1 VREFHIA 5%
VSS14 VSSA1 VDD11 VREFHIA
F15 P5 R13 W5 VREFHIB NI
VSS15 VSSA2 VDD12 VREFHIB
G16 R5 P10 R1
VSS16 VSSA3 VDD13 VREFHIC
G17
VSS17 VSSA4
V7 P13
VDD14 VREFHID
V5 GND
H8 P7 R11 R2
VSS18 VSSA5 VDD3VFL1 VREFLOA
H9 R12 V6
VSS19 VDD3VFL2 VREFLOB
H10
VSS20 ERRORSTS
U19 ERRORSTS GND VDDA R6
VDDA1 VREFLOC
P2
H11 H4 NC P6 W6
VSS21 NC VDDA2 VREFLOD
H12 W12 FLT1 A9
VSS22 FLT1 VDDIO1
H14
VSS23 FLT2
V13 FLT2 A18
VDDIO2
GND
H15
VSS24
VDDIO E7
VDDIO3 XRS
F19 RESET#
J5 M8 E10 G19 X1
VSS25 VSS47 VDDIO4 X1
J6 M9 E13 J19 X2
VSS26 VSS48 VDDIO5 X2
J8 M10 E16 V15 TCK
VSS27 VSS49 VDDIO6 TCK
J9 M11 F4 W13 TDI
VSS28 VSS50 VDDIO7 TDI
J10 M12 F7 W15 TDO
VSS29 VSS51 VDDIO8 TDO
J11 M14 F10 W14 TMS
VSS30 VSS52 VDDIO9 TMS
J12
VSS31 VSS53
M15 G4
VDDIO10 TRST
V14 TRST VDDIO
K8 N1 G5 J18
VSS32 VSS54 VDDIO11 VREGENZ
K9 N5 G6
VSS33 VSS55 VDDIO12
K10 N6 H5
VSS34 VSS56 VDDIO13
K11 P8 H6 +3V3 +3V3
K12
K14
VSS35
VSS36
VSS37
VSS57
VSS58
VSS59
P11
P12
L15
M1
VDDIO14
VDDIO15
VDDIO16
BOOT
K15 P14 M5
VSS38 VSS60 VDDIO17
L5 P15 M6 R5 R4
VSS39 VSS61 VDDIO18
L6 R7 N14 820R 820R
VSS40 VSS62 VDDIO19
L8 R8 N15 1% 1% S1
VSS41 VSS63 VDDIO20
L9 R14 P9 6 1 GPIO84
VSS42 VSS64 VDDIO21
L10 R15 R9 5 2 GPIO72
VSS43 VSS65 VDDIO22
L11 W1 V19 JTAG_TRST 4 3 TRST
VSS44 VSS66 VDDIO23
L12 W7 W8
VSS45 VSS67 VDDIO24
L18
VSS46 VSS68
W19 219-3MST
TMS320F28379D
ZWTT R10 R9 R8
TMS320F28379D
ZWTT 2K2 2K2 2K2
GND 1% 1% 1%
GND
+3V3
RESET +3V3 TRST GPIO72 GPIO84
1 x x Emulation Boot
0 0 0 Parallel I/O
R1
R6 0 0 1 SCI
680R
S3 2K2 0 1 0 Wait
1% TP1
1% 0 1 1 GetMode
1 2 RESET#
D1 B3F-3152
GREEN
C39
100nF
GND
GND GND
Figure 8. P07_F28379D-PWR
U14C
P16 GPIO52
GPIO52/EQEP1S/EM1A12/SPICLKC/SD1_D1
GPIO135 U18 P17 GPIO53
GPIO135/SCITXDA/SD2_C1 GPIO53/EQEP1I/EM1D31/EM2D15/SPISTEC/SD1_C1
GPIO134 V18 P18 GPIO54
GPIO134/SD2_D1 GPIO54/SPISIMOA/EM1D30/EM2D14/EQEP2A/SCITXDB/SD1_D1
GPIO133 G18 P19 GPIO55
GPIO133/AUXCLKIN/SD2_C1 GPIO55/SPISOMIA/EM1D29/EM2D13/EQEP2B/SCIRXDB/SD1_C1
GPIO132 W18 N16 GPIO56/SCICIX(<-MCU)
GPIO132/SD2_D1 GPIO56/SPICLKA/EM1D28/EM2D12/EQEP2S/SCITXDC/SD2_D2
GPIO131/SD2CLK1 V10 N18 GPIO57
GPIO131/SD2_C2 GPIO57/SPISTEA/EM1D27/EM2D11/EQEP2I/SCIRXDC/SD2_C2
GPIO130/SD2D1 U10 N17 GPIO58/SPIAMOSI
GPIO130/SD2_D2 GPIO58/MCLKRA/EM1D26/EM2D10/OUTPUTXBAR1/SPICLKB/SD2_D2/SPISIMOA1
GPIO129 T10 M16 GPIO59/SPIAMISO
GPIO129/SD1_C1 GPIO59/MFSRA/EM1D25/EM2D9/OUTPUTXBAR2/SPISTEB/SD2_C2/SPISOMIA1
GPIO128 W9 M17 GPIO60/SPICLKA
GPIO128/SD1_D1 GPIO60/MCLKRB/EM1D24/EM2D8/OUTPUTXBAR3/SPISIMOB/SD2_D3/SPICLKA1
GPIO127 V9 L16 GPIO61/SPIACS
GPIO127/SD1_C1 GPIO61/MFSRB/EM1D23/EM2D7/SPISOMIB/SD2_C3/SPISTEA1
GPIO126 U9 J17 GPIO62
GPIO126/SD1_D1 GPIO62/SCIRXDC/EM1D22/EM2D6/EQEP3A/CANRXA/SD2_D1
GPIO125/SD1CLK2 T9 J16 GPIO63/SPIBMOSI
GPIO125/SPISTEC/SD1_C1 GPIO63/SCITXDC/EM1D21/EM2D5/EQEP3B/CANTXA/SD2_C4/SPISIMOB1
GPIO124/SD1D2 V8 L17 GPIO64/SPIBMISO
GPIO124/SPICLKC/SD1_D1 GPIO64/EM1D20/EM2D4/EQEP3S/SCIRXDA/SPISOMIB1
GPIO123/SD1CLK1 U8 K16 GPIO65/SPIBCLK
GPIO123/SPISOMIC/SD1_C2 GPIO65/EM1D19/EM2D3/EQEP3I/SCITXDA/SPICLKB1
GPIO122/SD1D1 T8 K17 GPIO66/SPIBCS
GPIO122/SPISIMOC/SD1_D2 GPIO66/EM1D18/EM2D2/SDAB/SPISTEB1
GPIO121 W16 B19 GPIO67
GPIO121/EM2OE/USB0EPEN1 GPIO67/EM1D17/EM2D2
GPIO120 U15 C18 GPIO68
GPIO120/EM2WE/USB0PFLT1 GPIO68/EM1D16/EM2D1
GPIO119 T15 B18 GPIO69
GPIO119/EM2RNW1 GPIO69/EM1D15/SCLB/SPISIMOC1
GPIO118 T12 A17 GPIO70
GPIO118/EM2CLK1 GPIO70/EM1D14/CANRXA/SCITXDB/SPISOMIC1
GPIO117 U12 B17 GPIO71
GPIO117/EM2SDCKE1 GPIO71/EM1D13/CANTXA/SCIRXDB/SPICLKC1
GPIO116 W10 B16 GPIO72
GPIO116/EM2CS1 GPIO72/EM1D12/CANTXB/SCITXDC/SPISTEC1
GPIO115 V12 A16 GPIO73
GPIO115/EM2CS1 GPIO73/EM1D11/XCLKOUT/CANRXB/SCIRXDC1
GPIO114 N3 C17 GPIO74
GPIO114/EM2RAS1 GPIO74/EM1D1
GPIO113 N4 D16 GPIO75
GPIO113/EM2CAS1 GPIO75/EM1D1
GPIO112 M3 C16 GPIO76
GPIO112/EM2BA2 GPIO76/EM1D8/SCITXDD1
GPIO111 M4 A15 GPIO77
GPIO111/EM2BA1 GPIO77/EM1D7/SCIRXDD1
GPIO110 M2 B15 GPIO78
GPIO110/EM2WAIT1 GPIO78/EM1D6/EQEP2A1
GPIO109 N2 C15 GPIO79
GPIO109/EM2A1 GPIO79/EM1D5/EQEP2B1
GPIO108 L4 D15 GPIO80
GPIO108/EM2A1 GPIO80/EM1D4/EQEP2S1
GPIO107 L3 A14 GPIO81
GPIO107/EM2A9/EQEP3I/SCIRXDC1 GPIO81/EM1D3/EQEP2I1
GPIO106 L2 B14 GPIO82
GPIO106/EM2A8/EQEP3S/SCITXDC1 GPIO82/EM1D1
GPIO105/I2CSCLA J3 C14 GPIO83
GPIO105/SCLA/EM2A7/EQEP3B/SCIRXDD1 GPIO83/EM1D2
GPIO104/I2CSDAA J2 A11 GPIO84
GPIO104/SDAA/EM2A6/EQEP3A/SCITXDD1 GPIO84/SCITXDA/MDXB/MDXA1
GPIO103 J1 B11 GPIO85
GPIO103/EM2A5/EQEP2I/SPISTEC1 GPIO85/EM1D0/SCIRXDA/MDRB/MDRA1
GPIO102 H3 C11 GPIO86
GPIO102/EM2A4/EQEP2S/SPICLKC1 GPIO86/EM1A13/EM1CAS/SCITXDB/MCLKXB/MCLKXA1
GPIO101 H2 D11 GPIO87
GPIO101/EM2A3/EQEP2B/SPISOMIC1 GPIO87/EM1A14/EM1RAS/SCIRXDB/MFSXB/MFSXA1
GPIO100 H1 C6 GPIO88
GPIO100/EM2A2/EQEP2A/SPISIMOC1 GPIO88/EM1A15/EM1DQM1
GPIO99 G1 D6 GPIO89
GPIO99/EM2A1/EQEP1I1 GPIO89/EM1A16/EM1DQM1/SCITXDC1
GPIO98 F1 A5 GPIO90
GPIO98/EM2A0/EQEP1S1 GPIO90/EM1A17/EM1DQM2/SCIRXDC1
GPIO97 A2 B5 GPIO91
GPIO97/EM2DQM0/EQEP1B1 GPIO91/EM1A18/EM1DQM3/SDAA1
GPIO96 C3 A4 GPIO92
GPIO96/EM2DQM1/EQEP1A1 GPIO92/EM1A19/EM1BA1/SCLA1
GPIO95 B3 B4 GPIO93
GPIO95 GPIO93/EM1BA0/SCITXDD1
A3 GPIO94
GPIO94/SCIRXDD1
TMS320F28379D
ZWTT
U14E
GPIO136 T17
GPIO136/SCIRXDA/SD2_D4
GPIO137 T18 A12 GPIO153
GPIO137/SCITXDB/SD2_C4 GPIO153/EPWM5A
GPIO138 T19 B12 GPIO154
GPIO138/SCIRXDB GPIO154/EPWM5B
GPIO139/SCICRX(->MCU) N19 C12 GPIO155
GPIO139/SCIRXDC GPIO155/EPWM6A
GPIO140 M19 D12 GPIO156
GPIO140/SCITXDC GPIO156/EPWM6B
GPIO141 M18 B10 GPIO157
GPIO141/SCIRXDD GPIO157/EPWM7A
GPIO142 L19 C10 GPIO158
GPIO142/SCITXDD GPIO158/EPWM7B
GPIO143 F18 D10 GPIO159
GPIO143 GPIO159/EPWM8A
GPIO144 F17 B9 GPIO160
GPIO144 GPIO160/EPWM8B
GPIO145 E17 C9 GPIO161
GPIO145/EPWM1A GPIO161/EPWM9A
GPIO146 D18 D9 GPIO162
GPIO146/EPWM1B GPIO162/EPWM9B
GPIO147 D17 A8 GPIO163
GPIO147/EPWM2A GPIO163/EPWM10A
GPIO148 D14 B8 GPIO164
GPIO148/EPWM2B GPIO164/EPWM10B
GPIO149 A13 C5 GPIO165
GPIO149/EPWM3A GPIO165/EPWM11A
GPIO150 B13 D5 GPIO166
GPIO150/EPWM3B GPIO166/EPWM11B
GPIO151 C13 C4 GPIO167
GPIO151/EPWM4A GPIO167/EPWM12A
GPIO152 D13 D4 GPIO168
GPIO152/EPWM4B GPIO168/EPWM12B
TMS320F28379D
ZWTT
Figure 9. P08_F28379D-IO1
U14D
TMS320F28379D
ZWTT
GPIO40/I2CSDAB/J5 R67 0R 5%
J9
1
GND1 A0
2 GPIO93 GPIO40/I2CSDAB/J9 R68 0R 5% GPIO40/I2CSDAB
GPIO92 3
A1 A2
4 GPIO38 NI
GPIO39 5 6 GPIO40/I2CSDAB/J9
A3 A4
GPIO41/I2CSCLB/J9 7
A5 A6
8 GPIO44 GPIO41/I2CSCLB/J5 R69 0R 5%
GPIO45 9 10
A7 GND2
GPIO46 11
A8 A9
12 GPIO47 GPIO41/I2CSCLB/J9 R70 0R 5% GPIO41/I2CSCLB
GPIO48 13
A10 A11
14 GPIO49 NI
GPIO50 15 16 GPIO51
A12 A13
GPIO88 17 18 GPIO89
A14 A15
19
GND3 E2PROM_LOAD
20 GPIO52/J9 GPIO104/I2CSDAA/J1 R71 0R 5% GPIO29/OPXBAR6 R75 0R 5%
GPIO85 21 22 GPIO83
D0 D1
GPIO82 23
D2 D3
24 GPIO81 GPIO104/I2CSDAA/J9 R72 0R 5% GPIO104/I2CSDAA GPIO29/J9 R76 0R 5% GPIO29
GPIO80 25
D4 D5
26 GPIO79 NI NI
GPIO78 27 28 GPIO77
D6/SPI_INT D7
29
GND4 SPI_SEL
30 GPIO103 GPIO105/I2CSCLA/J1 R73 0R 5% GPIO52/J5 R77 0R 5%
GPIO102 31 32 GPIO100
SPI_CLK SPI_SIMOA
GPIO101 33
SPI_SOMIA D8
34 GPIO76 GPIO105/I2CSCLA/J9 R74 0R 5% GPIO105/I2CSCLA GPIO52/J9 R78 0R 5% GPIO52
GPIO75 35
D9 D10
36 GPIO74 NI NI
GPIO73 37 38 GPIO72
D11 D12
GPIO71 39 40 GPIO70
D13 D14
GPIO69 41 42
D15 GND5
GPIO34 43 44 GPIO37
CSN NRD
GPIO31 45
NWR RSVD1
46 GPIO30 +3V3
GPIO86 47 48 GPIO87
SYNC/LATCH0 SYNC/LATCH1
+3V3 GPIO107 49
EMIF_INT BUSY
50 GPIO36
51 52
GND6 VCC33A
53 54 GPIO105/I2CSCLA/J9
VCC33B I2C-SCL
GPIO104/I2CSDAA/J9 55 56
I2C-SDA VCC33C
57 58 GPIO29/J9
VCC33D RSVD2
GPIO32 59 60 GPIO108
RSVD3 ETRESETN
DF40C-60DP-0.4V(51)
GND
+5V +3V3
J16 J10
1 1
2 2
3 3
2.54mm 1x3
GND
2.54mm 1x3
GND
CAN +3V3
+3V3
C37 100nF
R35 GND
3
10K U3
+5V +5V 1% 8 CANH
VCC
RS
5
EN CANH
7 J12
1
R13 R29 R48 R34 2
J14 1K 1K 1K GPIO12 R43 0R 5% 1 6 120R 3
1% 1% 1%
D CANL 1%
QEP_A
GND
A 1 EQEP1A GPIO17 R44 0R 5% 4
R
2.54mm 1x3
2 EQEP1B CANL
B
3 EQEP1I SN65HVD234DR
I
2
4 R42 GND
PWR
GND 5 C50 C51 C52 10K
1%
2.54mm 1x5 1nF 1nF 1nF
GND GND
GND GND
Figure 18. Top Silkscreen Overlay Figure 19. Bottom Silkscreen Overlay
Figure 20. Top Pad Master Figure 21. Bottom Pad Master
7 References
The following documents describe the C2000 devices. Copies of these documents are available on the
Internet at http://www.ti.com/c2000 and www.ti.com/c2000-launchpad, or click on the links below:
1. TMS320F2837xD Dual-Core Delfino™ Microcontrollers Data Manual (SPRS880)
2. TMS320F28379D, TMS320F28377D, TMS320F28376D, TMS320F28375D, TMS320F28374D Delfino
Microcontrollers Silicon Errata (SPRZ412)
3. TMS320F2837xD Dual-Core Delfino Microcontrollers Technical Reference Guide (SPRUHM8)
4. TMS320C28x Extended Instruction Sets Technical Reference Manual (SPRUHS1)
5. TMS320C28x Instruction Set Simulator Technical Overview (SPRU608)
6. TMS320C28x Optimizing C/C++ Compiler v6.1 User's Guide (SPRU514)
7. TMS320C28x Assembly Language Tools v6.1 User's Guide (SPRU513)
Figure 22.
Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated