CMOS Testing: Part 1

• Introduction
• Fault models
– Stuck-line (single and multiple)
– Bridging
– Stuck-open
• Test pattern generation
– Combinational circuit test generation
– Sequential circuit test generation

ECE 261 Krish Chakrabarty 1

Need for Testing

• Physical defects are likely in manufacturing
– Missing connections (opens)
– Bridged connections (shorts)
– Imperfect doping, processing steps
– Packaging
• Yields are generally low
– Yield = Fraction of good die per wafer
• Need to weed out bad die before assembly
• Need to test during operation
– Electromagnetic interference, mechanical stress, electromigration,
alpha particles

ECE 261 Krish Chakrabarty 2

1
 Testing Levels and Test Costs
• Wafer • Cost to detect a fault (per
• Packaged chip chip)
– Wafer: $0.01-$0.1
• Board
– Packaged chip: $0.1-$1
• System – Board: $1-$10
• Field – System: $10-$100
– Field: $100-1000
• Concurrent checking

ECE 261 Krish Chakrabarty 3

Manufacturing Testing
Goal: Detect manufacturing detects

Defects: layer-to-layer shorts

discontinuous wires
thin-oxide shorts to substrate or well

Faults: nodes shorted to power or ground (stuck-at)

nodes shorted to each other (bridging)
inputs floating, outputs disconnected (stuck-open)
Fault
models

ECE 261 Krish Chakrabarty 4

2
 Testing and Diagnosis
• Testing: Determine if the system (chip, board) is behaving
correctly
• Diagnosis: Locate the cause of malfunctioning

ECE 261 Krish Chakrabarty 5

Testing and Diagnosis

Design

Fabrication Test pattern

(Physical defects) generation
(Fault model)
Wafer, IC, board 00100
10110
Test Equipment
Reject
Diagnosis,
Pass Fail repair

ECE 261 Krish Chakrabarty 6

3
 Testing : The Buzzwords
• Errors • Types of testing
– Permanent – Off-line, on-line
– Intermittent – Self-test vs external test
– Transient – DC (static) vc AC (at-speed)
• Faults – Edge-pin, guided-probe, bed-
of-nails, E-beam, in-circuit
– Physical
– Logical
• Test Evaluation
– Fault coverage
– Fault simulation

ECE 261 Krish Chakrabarty 7

Testing: The Inevitable

Acronyms
• System under test • Fault Models
– UUT: Unit Under Test – SSL: Single Stuck-Line
– CUT: Circuit Under Test – MSL: Multiple Stuck-Line
– DUT: Device Under Test – BF: Bridging Fault
• The tester • DFT: Design for
– ATE: Automatic Test Testability
Equipment – BIST: Built-in self-test
• Test generation – LFSR:Linear-Feedback Shift-
– ATPG: Automatic Test Register
Pattern Generation

ECE 261 Krish Chakrabarty 8

4
 Fault Models
• Defects are too many and too difficult to explicitly
enumerate
• Abstraction (technology independence): presence of
physical defect is modeled by changing the logic function
(or delay)
• Reduced complexity: distinct physical defects may be
represented by the same logical fault
• Generality: tests derived for logical faults may detect
vaguely-understood or hard-to-analyze physical defects
• A test pattern detects a fault from the fault model

ECE 261 Krish Chakrabarty 9

Single Stuck-Line (SSL) Model

• A single node in the circuit is stuck-at 1 (s-a-1) or 0 (s-a-0).

s-a-0 A A
s-a-1
B B
z z
C C
D D

Fault-free function z = AB+CD Fault-free function z = AB+CD

Faulty function zf = AB Faulty function zf = AB+D

Number of possible stuck-at faults in a circuit with n lines?

Number of faults reduced by finding equivalent classes
ECE 261 Krish Chakrabarty 10

5
 SSL Fault Detection
• A test pattern for fault x s-a-d is an input combination that
1) places d on x (activation), 2) propagates fault effect (D
or D) to primary output

D: 1/0, D: 0/1
Good circuit
Bad circuit

A
s-a-0
B
z
C
E

ABCE = 0011 is a test pattern for C s-a-0

ECE 261 Krish Chakrabarty 11

Multiple Stuck-Line (MSF)

Faults
• More than one line may be stuck at a logic value
A
s-a-0
B
z
C x
D
s-a-1
Fault: {C s-a-0, x s-a-1}
How many MSL fault can there be in a circuit with n nodes?

How to get test patterns for MSL faults?

Fault universe is too large, MSL fault model seldom used,
especially since tests for SSL faults cover many MSL faults

ECE 261 Krish Chakrabarty 12

6
 Bridging Faults
• Models short circuits, pairs of nodes considered
• Number of bridging faults?
• Feedback vs non-feedback bridging faults
bridge
A B z zf Wired-AND Wired-OR
A 0 0 0 0 0 0
z
B 0 1 0 ? 0 1
1 0 1 ? 0 1
1 1 1 1 1 1
zf = ?
What are the test patterns in this example?

ECE 261 Krish Chakrabarty 13

Stuck-Open Faults
VDD

a
Fault-free circuit: z = a+b
b
Floating node Faulty circuit: zf = a+b + abz~
z
~z : Previous value of z
a b

Gnd Case 1: a = b = 1, z pulled down to 0

Case 2: a = 1, b =0, z retains previous state

A test for a stuck-open fault requires two patterns

{ab = 00, ab = 10}

ECE 261 Krish Chakrabarty 14

7
 Test Pattern Generation
• Exhaustive testing: Apply 2n pattern to n-input circuit
• Not practical for large n
• Advantage: Fault-model independent
Fault-Oriented Test Generation Algorithm:
A s-a-0 1) Set x to 1: activate fault
B y 2) Justify D on x, propagate D
z
C x to z
D

Set C and D to 1 Set y to 0

Example test pattern: ABCD = 0011 Set either A or B to 0

• Backtracking may be necessary
• Test generation is NP-complete
ECE 261 Krish Chakrabarty 15

Sequential Circuit Test Generation

Primary
n Primary
Combinational outputs
inputs
(controllable) logic (observable)

State outputs
State inputs
m Registers
(not observable)
(not controllable)

• Difficult problem!
• Exhaustive testing requires 2m+n patterns (2m states and 2n
transitions from each state)
• Every fault requires a sequence of patterns
Initializing sequence: drive to known state
Test activation
Propagation sequence: propagate discrepancy to observable output
ECE 261 Krish Chakrabarty 16

8
 Sequential Circuit Test
Generation
• Iterative-array model (pseudo-combinational circuit)

D Q y+
A
B y A
z B y
C x z
C x
y

ECE 261 Krish Chakrabarty 17

Sequential Circuit Test Generation

s-a-0 D Q
Assume initial state
A of flip-flop is not
B y
z known
C x

1
y+ y+
A1 A0 0
B1 y B 1 y D
z 1 z
C x C1 D x
y y
Backward
ABC = 11X traversal ABC = 011
in time
Current time frame
Test pattern sequence: {11X, 011}
ECE 261 Krish Chakrabarty 18