AN2586

Application note

Getting started with STM32F10xxx hardware development

Introduction
This application note is intended for system designers who require a hardware
implementation overview of the development board features such as the power supply, the
clock management, the reset control, the boot mode settings and the debug management. It
shows how to use the low-density value line, low-density, medium-density value line,
medium-density, high-density, XL-density and connectivity line STM32F10xxx product
families and describes the minimum hardware resources required to develop an
STM32F10xxx application.
Detailed reference design schematics are also contained in this document with descriptions
of the main components, interfaces and modes.

Glossary
● Low-density value line devices are STM32F100xx microcontrollers where the Flash
memory density ranges between 16 and 32 Kbytes.
● Low-density devices are STM32F101xx, STM32F102xx and STM32F103xx
microcontrollers where the Flash memory density ranges between 16 and 32 Kbytes.
● Medium-density value line devices are STM32F100xx microcontrollers where the
Flash memory density ranges between 64 and 128 Kbytes.
● Medium-density devices are STM32F100xx, STM32F101xx, STM32F102xx and
STM32F103xx microcontrollers where the Flash memory density ranges between 64
and 128 Kbytes.
● High-density value line devices are STM32F100xx microcontrollers where the Flash
memory density ranges between 256 and 512 Kbytes.
● High-density devices are STM32F101xx and STM32F103xx microcontrollers where
the Flash memory density ranges between 256 and 512 Kbytes.
● XL-density devices are STM32F101xx and STM32F103xx microcontrollers where the
Flash memory density ranges between 768 Kbytes and 1 Mbyte.
● Connectivity line devices are STM32F105xx and STM32F107xx microcontrollers.

November 2011 Doc ID 13675 Rev 7 1/28

www.st.com
Contents AN2586

Contents

1 Power supplies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
1.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
1.1.1 Independent A/D converter supply and reference voltage . . . . . . . . . . . . 6
1.1.2 Battery backup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
1.1.3 Voltage regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
1.2 Power supply schemes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
1.3 Reset and power supply supervisor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
1.3.1 Power on reset (POR) / power down reset (PDR) . . . . . . . . . . . . . . . . . . 8
1.3.2 Programmable voltage detector (PVD) . . . . . . . . . . . . . . . . . . . . . . . . . . 9
1.3.3 System reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

2 Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.1 HSE OSC clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.1.1 External source (HSE bypass) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
2.1.2 External crystal/ceramic resonator (HSE crystal) . . . . . . . . . . . . . . . . . 12
2.2 LSE OSC clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.2.1 External source (LSE bypass) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.2.2 External crystal/ceramic resonator (LSE crystal) . . . . . . . . . . . . . . . . . . 13
2.3 Clock security system (CSS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

3 Boot configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
3.1 Boot mode selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
3.2 Boot pin connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
3.3 Embedded boot loader mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

4 Debug management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4.2 SWJ debug port (serial wire and JTAG) . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4.3 Pinout and debug port pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4.3.1 SWJ debug port pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4.3.2 Flexible SWJ-DP pin assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
4.3.3 Internal pull-up and pull-down resistors on JTAG pins . . . . . . . . . . . . . . 19
4.3.4 SWJ debug port connection with standard JTAG connector . . . . . . . . . 19

2/28 Doc ID 13675 Rev 7

AN2586 Contents

5 Recommendations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
5.1 Printed circuit board . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
5.2 Component position . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
5.3 Ground and power supply (VSS, VDD) . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
5.4 Decoupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
5.5 Other signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
5.6 Unused I/Os and features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

6 Reference design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
6.1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
6.1.1 Clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
6.1.2 Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
6.1.3 Boot mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
6.1.4 SWJ interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
6.1.5 Power supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
6.2 Component references . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

7 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

Doc ID 13675 Rev 7 3/28

List of tables AN2586

List of tables

Table 1. Boot modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Table 2. Debug port pin assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Table 3. SWJ I/O pin availability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Table 4. Mandatory components . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Table 5. Optional components . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Table 6. Reference connection for all packages. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Table 7. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

4/28 Doc ID 13675 Rev 7

AN2586 List of figures

List of figures

Figure 1. Power supply overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Figure 2. Power supply scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Figure 3. Power on reset/power down reset waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Figure 4. PVD thresholds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Figure 5. Reset circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 6. External clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Figure 7. Crystal/ceramic resonators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Figure 8. External clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 9. Crystal/ceramic resonators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 10. Boot mode selection implementation example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 11. Host-to-board connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 12. JTAG connector implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 13. Typical layout for VDD/VSS pair . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 14. STM32F103ZE(T6) microcontroller reference schematic . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Doc ID 13675 Rev 7 5/28

Power supplies AN2586

1 Power supplies

1.1 Introduction
The device requires a 2.0 V to 3.6 V operating voltage supply (VDD). An embedded regulator
is used to supply the internal 1.8 V digital power.
The real-time clock (RTC) and backup registers can be powered from the VBAT voltage when
the main VDD supply is powered off.

Figure 1. Power supply overview

VDDA domain
(VSSA) VREF–
(from 2.4 V up to VDDA) VREF+ A/D converter
Temp. sensor
(VDD) VDDA Reset block
PLL
(VSS) VSSA

VDD domain 1.8 V domain

I/O Ring
Core
VSS
Standby circuitry memories'
(Wakeup logic, digital
VDD
IWDG) peripherals

Voltage regulator

Low voltage detector

Backup domain
LSE crystal 32 KHz oscillator
(VDD) VBAT BKP registers
RCC BDCR register
RTC

ai14863

Note: VDDA and VSSA must be connected to VDD and VSS, respectively.

1.1.1 Independent A/D converter supply and reference voltage

To improve conversion accuracy, the ADC has an independent power supply that can be
filtered separately, and shielded from noise on the PCB.
● the ADC voltage supply input is available on a separate VDDA pin
● an isolated supply ground connection is provided on the VSSA pin
When available (depending on package), VREF– must be tied to VSSA.

On 100-pin and 144-pin packages

To ensure a better accuracy on low-voltage inputs, the user can connect a separate external
reference voltage ADC input on VREF+. The voltage on VREF+ may range from 2.4 V to
VDDA.

6/28 Doc ID 13675 Rev 7

AN2586 Power supplies

On packages with 64 pins or less

The VREF+ and VREF- pins are not available, they are internally connected to the ADC
voltage supply (VDDA) and ground (VSSA).

1.1.2 Battery backup

To retain the content of the Backup registers when VDD is turned off, the VBAT pin can be
connected to an optional standby voltage supplied by a battery or another source.
The VBAT pin also powers the RTC unit, allowing the RTC to operate even when the main
digital supply (VDD) is turned off. The switch to the VBAT supply is controlled by the power
down reset (PDR) circuitry embedded in the Reset block.
If no external battery is used in the application, it is highly recommended to connect VBAT
externally to VDD.

1.1.3 Voltage regulator

The voltage regulator is always enabled after reset. It works in three different modes
depending on the application modes.
● in Run mode, the regulator supplies full power to the 1.8 V domain (core, memories and
digital peripherals)
● in Stop mode, the regulator supplies low power to the 1.8 V domain, preserving the
contents of the registers and SRAM
● in Standby mode, the regulator is powered off. The contents of the registers and SRAM
are lost except for those concerned with the Standby circuitry and the Backup domain.

1.2 Power supply schemes

The circuit is powered by a stabilized power supply, VDD.
● Caution:
– If the ADC is used, the VDD range is limited to 2.4 V to 3.6 V
– If the ADC is not used, the VDD range is 2.0 V to 3.6 V
● The VDD pins must be connected to VDD with external decoupling capacitors (one
100 nF Ceramic capacitor for each VDD pin + one Tantalum or Ceramic capacitor (min.
4.7 µF typ.10 µF).
● The VBAT pin can be connected to the external battery (1.8 V < VBAT < 3.6 V). If no
external battery is used, it is recommended to connect this pin to VDD with a 100 nF
external ceramic decoupling capacitor.
● The VDDA pin must be connected to two external decoupling capacitors (100 nF
Ceramic + 1 µF Tantalum or Ceramic).
● The VREF+ pin can be connected to the VDDA external power supply. If a separate,
external reference voltage is applied on VREF+, a 100 nF and a 1 µF capacitors must be
connected on this pin. In all cases, VREF+ must be kept between 2.4 V and VDDA.
● Additional precautions can be taken to filter analog noise:
– VDDA can be connected to VDD through a ferrite bead.
– The VREF+ pin can be connected to VDDA through a resistor (typ. 47 Ω).

Doc ID 13675 Rev 7 7/28

Power supplies AN2586

Figure 2. Power supply scheme

STM32F10xxx
VBAT VREF
VBAT VREF+
Battery VDD 100 nF + 1 µF
(note 1)
VDDA
VDD 100 nF + 1 µF
VSSA
N × 100 nF VDD 1/2/3/.../N
+ 1 × 10 µF VREF–
VSS 1/2/3/.../N

ai14865b

1. Optional. If a separate, external reference voltage is connected on VREF+, the two capacitors (100 nF and
1 µF) must be connected.
2. VREF+ is either connected to VDDA or to VREF.
3. N is the number of VDD and VSS inputs.

1.3 Reset and power supply supervisor

1.3.1 Power on reset (POR) / power down reset (PDR)

The device has an integrated POR/PDR circuitry that allows proper operation starting from
2 V.
The device remains in the Reset mode as long as VDD is below a specified threshold,
VPOR/PDR, without the need for an external reset circuit. For more details concerning the
power on/power down reset threshold, refer to the electrical characteristics in the low-
density, medium-density, high-density, XL-density, and connectivity line STM32F10xxx
datasheets.

Figure 3. Power on reset/power down reset waveform

VDD

POR

40 mV PDR
hysteresis

Temporization
tRSTTEMPO

RESET
ai14364

8/28 Doc ID 13675 Rev 7

AN2586 Power supplies

1.3.2 Programmable voltage detector (PVD)

You can use the PVD to monitor the VDD power supply by comparing it to a threshold
selected by the PLS[2:0] bits in the Power control register (PWR_CR).
The PVD is enabled by setting the PVDE bit.
A PVDO flag is available, in the Power control/status register (PWR_CSR), to indicate
whether VDD is higher or lower than the PVD threshold. This event is internally connected to
EXTI Line16 and can generate an interrupt if enabled through the EXTI registers. The PVD
output interrupt can be generated when VDD drops below the PVD threshold and/or when
VDD rises above the PVD threshold depending on the EXTI Line16 rising/falling edge
configuration. As an example the service routine can perform emergency shutdown tasks.

Figure 4. PVD thresholds

VDD

PVD threshold 100 mV

hysteresis

PVD output

ai14365

1.3.3 System reset

A system reset sets all registers to their reset values except for the reset flags in the clock
controller CSR register and the registers in the Backup domain (see Figure 1).
A system reset is generated when one of the following events occurs:
1. A low level on the NRST pin (external reset)
2. window watchdog end-of-count condition (WWDG reset)
3. Independent watchdog end-of-count condition (IWDG reset)
4. A software reset (SW reset)
5. Low-power management reset
The reset source can be identified by checking the reset flags in the Control/Status register,
RCC_CSR.

Doc ID 13675 Rev 7 9/28

Power supplies AN2586

The STM32F1xx does not require an external reset circuit to power-up correctly. Only a pull-
down capacitor is recommended to improve EMS performance by protecting the device
against parasitic resets. See Figure 5.
Charging and discharging a pull-down capacitor through an internal resistor increases the
device power consumption. The capacitor recommended value (100 nF) can be reduced to
10 nF to limit this power consumption;

Figure 5. Reset circuit

6$$6$$!
%XTERNAL
RESETCIRCUIT
.234
205
&ILTER 3YSTEMRESET

—&
77$'RESET
0ULSE
)7$'RESET
GENERATOR
0OWERRESET
MIN—S
3OFTWARERESET
,OW POWERMANAGEMENTRESET

AIC

10/28 Doc ID 13675 Rev 7

AN2586 Clocks

2 Clocks

Three different clock sources can be used to drive the system clock (SYSCLK):
● HSI oscillator clock (high-speed internal clock signal)
● HSE oscillator clock (high-speed external clock signal)
● PLL clock
The devices have two secondary clock sources:
● 40 kHz low-speed internal RC (LSI RC) that drives the independent watchdog and,
optionally, the RTC used for Auto-wakeup from the Stop/Standby modes.
● 32.768 kHz low-speed external crystal (LSE crystal) that optionally drives the real-time
clock (RTCCLK)
Each clock source can be switched on or off independently when it is not used, to optimize
the power consumption.
Refer to the STM32F10xxx or STM32F100xx reference manual (RM0008 or RM0041,
respectively) for a description of the clock tree:
● RM0008 for STM32F101xx, STM32F102xx, STM32F103xx and STM32F105xx/107xx
microcontrollers
● RM0041 for STM32F100xx value line microcontrollers

2.1 HSE OSC clock

The high-speed external clock signal (HSE) can be generated from two possible clock
sources:
● HSE external crystal/ceramic resonator (see Figure 7)
● HSE user external clock (see Figure 6)

Figure 6. External clock Figure 7. Crystal/ceramic resonators

Hardware configuration

STM32F10xxx
Hardware configuration
OSC_IN OSC_OUT
OSC_IN OSC_OUT
REXT(1)

(Hi-Z)
External source
ai14369 CL1 CL2

ai14370

1. The value of REXT depends on the crystal characteristics. Typical value is in the range of 5 to 6 RS
(resonator series resistance).
2. Load capacitance CL has the following formula: CL = CL1 x CL2 / (CL1 + CL2) + Cstray where: Cstray is the pin
capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF. Please
refer to Section 5: Recommendations on page 20 to minimize its value.

Doc ID 13675 Rev 7 11/28

Clocks AN2586

2.1.1 External source (HSE bypass)

In this mode, an external clock source must be provided. It can have a frequency of up to:
● 24 MHz for STM32F100xx value line devices
● 25 MHz for STM32F101xx, STM32F102xx and STM32F103xx devices
● 50 MHz for connectivity line devices
The external clock signal (square, sine or triangle) with a duty cycle of about 50%, has to
drive the OSC_IN pin while the OSC_OUT pin must be left in the high impedance state (see
Figure 7 and Figure 6).

2.1.2 External crystal/ceramic resonator (HSE crystal)

The external oscillator frequency ranges from:
● 4 to 16 MHz on STM32F101xx, STM32F102xx and STM32F103xx devices
● 4 to 24 MHz for STM32F100xx value line devices
● 3 to 25 MHz on connectivity line devices
The external oscillator has the advantage of producing a very accurate rate on the main
clock. The associated hardware configuration is shown in Figure 7.
The resonator and the load capacitors have to be connected as close as possible to the
oscillator pins in order to minimize output distortion and startup stabilization time. The load
capacitance values must be adjusted according to the selected oscillator.
For CL1 and CL2 it is recommended to use high-quality ceramic capacitors in the 5 pF-to-
25 pF range (typ.), designed for high-frequency applications and selected to meet the
requirements of the crystal or resonator. CL1 and CL2, are usually the same value. The
crystal manufacturer typically specifies a load capacitance that is the series combination of
CL1 and CL2. The PCB and MCU pin capacitances must be included when sizing CL1 and
CL2 (10 pF can be used as a rough estimate of the combined pin and board capacitance).
Refer to the electrical characteristics sections in the datasheet of your product for more
details.

12/28 Doc ID 13675 Rev 7

AN2586 Clocks

2.2 LSE OSC clock

The low-speed external clock signal (LSE) can be generated from two possible clock
sources:
● LSE external crystal/ceramic resonator (see Figure 9)
● LSE user external clock (see Figure 8)

Figure 8. External clock Figure 9. Crystal/ceramic resonators

Hardware configuration

STM32F10xxx
Hardware configuration
OSC32_IN OSC32_OUT
OSC32_IN OSC32_OUT
REXT(3)

(Hi-Z)
External source
CL1 CL2
ai14371

ai14372c

Note: 1 “External clock” figure:

To avoid exceeding the maximum value of CL1 and CL2 (15 pF) it is strongly recommended
to use a resonator with a load capacitance CL ≤ 7 pF. Never use a resonator with a load
capacitance of 12.5 pF
2 “External clock” and “crystal/ceramic resonators” figures:
OSC32_IN and OSC_OUT pins can be used also as GPIO, but it is recommended not to
use them as both RTC and GPIO pins in the same application
3 “Crystal/ceramic resonators” figure:
The value of REXT depends on the crystal characteristics. A 0 Ω resistor would work but
would not be optimal. Typical value is in the range of 5 to 6 RS (resonator series resistance).
To fine tune RS value refer to AN2867 - Oscillator design guide for ST microcontrollers.

2.2.1 External source (LSE bypass)

In this mode, an external clock source must be provided. It can have a frequency of up to
1 MHz. The external clock signal (square, sine or triangle) with a duty cycle of about 50%
has to drive the OSC32_IN pin while the OSC32_OUT pin must be left high impedance (see
Figure 9 and Figure 8).

2.2.2 External crystal/ceramic resonator (LSE crystal)

The LSE crystal is a 32.768 kHz low-speed external crystal or ceramic resonator. It has the
advantage of providing a low-power, but highly accurate clock source to the real-time clock
peripheral (RTC) for clock/calendar or other timing functions.
The resonator and the load capacitors have to be connected as close as possible to the
oscillator pins in order to minimize output distortion and startup stabilization time. The load
capacitance values must be adjusted according to the selected oscillator.

Doc ID 13675 Rev 7 13/28

Clocks AN2586

2.3 Clock security system (CSS)

The clock security system can be activated by software. In this case, the clock detector is
enabled after the HSE oscillator startup delay, and disabled when this oscillator is stopped.
● If a failure is detected on the HSE oscillator clock, the oscillator is automatically
disabled. A clock failure event is sent to the break input of the TIM1 advanced control
timer and an interrupt is generated to inform the software about the failure (clock
security system interrupt CSSI), allowing the MCU to perform rescue operations. The
CSSI is linked to the Cortex™-M3 NMI (non-maskable interrupt) exception vector.
● If the HSE oscillator is used directly or indirectly as the system clock (indirectly means
that it is used as the PLL input clock, and the PLL clock is used as the system clock), a
detected failure causes a switch of the system clock to the HSI oscillator and the
disabling of the external HSE oscillator. If the HSE oscillator clock (divided or not) is the
clock entry of the PLL used as system clock when the failure occurs, the PLL is
disabled too.
For details, see the STM32F10xxx (RM0008) and STM32F100xx (RM0041) reference
manuals available from the STMicroelectronics website www.st.com.

14/28 Doc ID 13675 Rev 7

AN2586 Boot configuration

3 Boot configuration

3.1 Boot mode selection

In the STM32F10xxx, three different boot modes can be selected by means of the
BOOT[1:0] pins as shown in Table 1.

Table 1. Boot modes

BOOT mode selection pins
Boot mode Aliasing
BOOT1 BOOT0

Main Flash memory is selected as boot

x 0 Main Flash memory
space
System memory is selected as boot
0 1 System memory
space
Embedded SRAM is selected as boot
1 1 Embedded SRAM
space

The values on the BOOT pins are latched on the 4th rising edge of SYSCLK after a reset. It
is up to the user to set the BOOT1 and BOOT0 pins after reset to select the required boot
mode.
The BOOT pins are also resampled when exiting the Standby mode. Consequently, they
must be kept in the required Boot mode configuration in the Standby mode. After this startup
delay has elapsed, the CPU fetches the top-of-stack value from address 0x0000 0000, and
starts code execution from the boot memory starting from 0x0000 0004.

3.2 Boot pin connection

Figure 10 shows the external connection required to select the boot memory of the
STM32F10xxx.

Figure 10. Boot mode selection implementation example

STM32F10xxx

VDD
10 kΩ
BOOT0
VDD
10 kΩ
BOOT1

ai14373

1. Resistor values are given only as a typical example.

Doc ID 13675 Rev 7 15/28

Boot configuration AN2586

3.3 Embedded boot loader mode

The Embedded boot loader mode is used to reprogram the Flash memory using one of the
available serial interfaces:
● In low-density, low-density value line, medium-density, medium-density value line, and
high-density devices, the boot loader is activated through the USART1 interface. For
further details please refer to AN2606.
● In XL-density devices, the boot loader is activated through the USART1 or USART2
(remapped) interface. For further details please refer to AN2606.
● In connectivity line devices the boot loader can be activated through one of the
following interfaces: USART1, USART2 (remapped), CAN2 (remapped) or USB OTG
FS in Device mode (DFU: device firmware upgrade).
The USART peripheral operates with the internal 8 MHz oscillator (HSI). The CAN and
USB OTG FS, however, can only function if an external 8 MHz, 14.7456 MHz or 25
MHz clock (HSE) is present. For further details, please refer to AN2662.
This embedded boot loader is located in the System memory and is programmed by ST
during production.

16/28 Doc ID 13675 Rev 7

AN2586 Debug management

4 Debug management

4.1 Introduction
The Host/Target interface is the hardware equipment that connects the host to the
application board. This interface is made of three components: a hardware debug tool, a
JTAG or SW connector and a cable connecting the host to the debug tool.
Figure 11 shows the connection of the host to the evaluation board (STM3210B-EVAL,
STM3210C-EVAL, STM32100B-EVAL or STM3210E-EVAL).
The Value line evaluation board (STM32100B-EVAL or STM32100E-EVAL) embeds the
debug tools (ST-LINK). Consequently, it can be directly connected to the PC through a USB
cable.

Figure 11. Host-to-board connection

$EBUGTOOL *4!'37CONNECTOR

(OST0# 0OWERSUPPLY
%VALUATIONBOARD
AIB

4.2 SWJ debug port (serial wire and JTAG)

The STM32F10xxx core integrates the serial wire / JTAG debug port (SWJ-DP). It is an
ARM® standard CoreSight™ debug port that combines a JTAG-DP (5-pin) interface and a
SW-DP (2-pin) interface.
● The JTAG debug port (JTAG-DP) provides a 5-pin standard JTAG interface to the AHP-
AP port
● The serial wire debug port (SW-DP) provides a 2-pin (clock + data) interface to the
AHP-AP port
In the SWJ-DP, the two JTAG pins of the SW-DP are multiplexed with some of the five JTAG
pins of the JTAG-DP.

4.3 Pinout and debug port pins

The STM32F10xxx MCU is offered in various packages with different numbers of available
pins. As a result, some functionality related to the pin availability may differ from one
package to another.

4.3.1 SWJ debug port pins

Five pins are used as outputs for the SWJ-DP as alternate functions of general-purpose
I/Os (GPIOs). These pins, shown in Table 2, are available on all packages.

Doc ID 13675 Rev 7 17/28

Debug management AN2586

Table 2. Debug port pin assignment

JTAG debug port SW debug port
Pin
SWJ-DP pin name
assignment
Type Description Type Debug assignment

JTAG test mode Serial wire data

JTMS/SWDIO I I/O PA13
selection input/output
JTCK/SWCLK I JTAG test clock I Serial wire clock PA14
JTDI I JTAG test data input - - PA15
TRACESWO if async trace
JTDO/TRACESWO O JTAG test data output - PB3
is enabled
JNTRST I JTAG test nReset - - PB4

4.3.2 Flexible SWJ-DP pin assignment

After reset (SYSRESETn or PORESETn), all five pins used for the SWJ-DP are assigned as
dedicated pins immediately usable by the debugger host (note that the trace outputs are not
assigned except if explicitly programmed by the debugger host).
However, the STM32F10xxx MCU implements a register to disable some part or all of the
SWJ-DP port, and so releases the associated pins for general-purpose I/Os usage. This
register is mapped on an APB bridge connected to the Cortex™-M3 system bus. This
register is programmed by the user software program and not by the debugger host.

Table 3. SWJ I/O pin availability

SWJ I/O pin assigned

Available Debug ports PA13 / PA14 /

PA15 / PB3 / PB4/
JTMS/ JTCK/
JTDI JTDO JNTRST
SWDIO SWCLK

Full SWJ (JTAG-DP + SW-DP) - reset state X X X X X

Full SWJ (JTAG-DP + SW-DP) but without
X X X X
JNTRST
JTAG-DP disabled and SW-DP enabled X X
JTAG-DP disabled and SW-DP disabled Released

Table 3 shows the different possibilities to release some pins.

For more details, see the STM32F10xxx (RM0008) and STM32F100xx (RM0041) reference
manuals, available from the STMicroelectronics website www.st.com.

18/28 Doc ID 13675 Rev 7

AN2586 Debug management

4.3.3 Internal pull-up and pull-down resistors on JTAG pins

The JTAG input pins must not be floating since they are directly connected to flip-flops to
control the debug mode features. Special care must be taken with the SWCLK/TCK pin that
is directly connected to the clock of some of these flip-flops.
To avoid any uncontrolled I/O levels, the STM32F10xxx embeds internal pull-up and pull-
down resistors on JTAG input pins:
● JNTRST: Internal pull-up
● JTDI: Internal pull-up
● JTMS/SWDIO: Internal pull-up
● TCK/SWCLK: Internal pull-down
Once a JTAG I/O is released by the user software, the GPIO controller takes control again.
The reset states of the GPIO control registers put the I/Os in the equivalent state:
● JNTRST: Input pull-up
● JTDI: Input pull-up
● JTMS/SWDIO: Input pull-up
● JTCK/SWCLK: Input pull-down
● JTDO: Input floating
The software can then use these I/Os as standard GPIOs.
Note: The JTAG IEEE standard recommends to add pull-up resistors on TDI, TMS and nTRST but
there is no special recommendation for TCK. However, for the STM32F10xxx, an integrated
pull-down resistor is used for JTCK.
Having embedded pull-up and pull-down resistors removes the need to add external
resistors.

4.3.4 SWJ debug port connection with standard JTAG connector

Figure 12 shows the connection between the STM32F10xxx and a standard JTAG
connector.

Figure 12. JTAG connector implementation

JTAG connector CN9
VDD VDD
Connector 2 × 10
STM32F10xxx

(1) VTREF (2)

nJTRST (3) nTRST (4)
JTDI (5) TDI (6)
JSTM/SWDIO (7) TMS (8)
JTCK/SWCLK (9) TCK (10)
(11) RTCK (12)
JTDO (13)TDO (14)
nRSTIN (15) nSRST (16)
(17) DBGRQ (18)
10 kΩ (19) DBGACK (20)
10 kΩ
10 kΩ VSS

ai14376

Doc ID 13675 Rev 7 19/28

Recommendations AN2586

5 Recommendations

5.1 Printed circuit board

For technical reasons, it is best to use a multilayer printed circuit board (PCB) with a
separate layer dedicated to ground (VSS) and another dedicated to the VDD supply. This
provides good decoupling and a good shielding effect. For many applications, economical
reasons prohibit the use of this type of board. In this case, the major requirement is to
ensure a good structure for ground and for the power supply.

5.2 Component position

A preliminary layout of the PCB must separate the different circuits according to their EMI
contribution in order to reduce cross-coupling on the PCB, that is noisy, high-current circuits,
low-voltage circuits, and digital components.

5.3 Ground and power supply (VSS, VDD)

Every block (noisy, low-level sensitive, digital, etc.) should be grounded individually and all
ground returns should be to a single point. Loops must be avoided or have a minimum area.
The power supply should be implemented close to the ground line to minimize the area of
the supply loop. This is due to the fact that the supply loop acts as an antenna, and is
therefore the main transmitter and receiver of EMI. All component-free PCB areas must be
filled with additional grounding to create a kind of shielding (especially when using single-
layer PCBs).

5.4 Decoupling
All power supply and ground pins must be properly connected to the power supplies. These
connections, including pads, tracks and vias should have as low an impedance as possible.
This is typically achieved with thick track widths and, preferably, the use of dedicated power
supply planes in multilayer PCBs.
In addition, each power supply pair should be decoupled with filtering ceramic capacitors C
(100 nF) and a chemical capacitor C of about 10 µF connected in parallel on the
STM32F10xxx device. These capacitors need to be placed as close as possible to, or below,
the appropriate pins on the underside of the PCB. Typical values are 10 nF to 100 nF, but
exact values depend on the application needs. Figure 13 shows the typical layout of such a
VDD/VSS pair.

20/28 Doc ID 13675 Rev 7

AN2586 Recommendations

Figure 13. Typical layout for VDD/VSS pair

Via to VDD Via to VSS

Cap.

VDD VSS

STM32F10xxx

5.5 Other signals

When designing an application, the EMC performance can be improved by closely studying:
● Signals for which a temporary disturbance affects the running process permanently
(the case of interrupts and handshaking strobe signals, and not the case for LED
commands).
For these signals, a surrounding ground trace, shorter lengths and the absence of
noisy and sensitive traces nearby (crosstalk effect) improve EMC performance.
For digital signals, the best possible electrical margin must be reached for the two
logical states and slow Schmitt triggers are recommended to eliminate parasitic states.
● Noisy signals (clock, etc.)
● Sensitive signals (high impedance, etc.)

5.6 Unused I/Os and features

All microcontrollers are designed for a variety of applications and often a particular
application does not use 100% of the MCU resources.
To increase EMC performance, unused clocks, counters or I/Os, should not be left free, e.g.
I/Os should be set to “0” or “1”(pull-up or pull-down to the unused I/O pins.) and unused
features should be “frozen” or disabled.

Doc ID 13675 Rev 7 21/28

Reference design AN2586

6 Reference design

6.1 Description
The reference design shown in Figure 14, is based on the STM32F103ZE(T6), a highly
integrated microcontroller running at 72 MHz, that combines the new Cortex™-M3 32-bit
RISC CPU core with 512 Kbytes of embedded Flash memory and up to 64 Kbytes of high-
speed SRAM.
This reference design can be tailored to any other STM32F10xxx device with different
package, using the pins correspondence given in Table 6: Reference connection for all
packages.

6.1.1 Clock
Two clock sources are used for the microcontroller:
● LSE: X1– 32.768 kHz crystal for the embedded RTC
● HSE: X2– 8 MHz crystal for the STM32F10xxx microcontroller
Refer to Section 2: Clocks on page 11.

6.1.2 Reset
The reset signal in Figure 14 is active low. The reset sources include:
● Reset button (B1)
● Debugging tools via the connector CN1
Refer to Section 1.3: Reset and power supply supervisor on page 8.

6.1.3 Boot mode

The boot option is configured by setting switches SW2 (Boot 0) and SW1 (Boot 1). Refer to
Section 3: Boot configuration on page 15.
Note: In low-power mode (more specially in Standby mode) the boot mode is mandatory to be
able to connect to tools (the device should boot from the SRAM).

6.1.4 SWJ interface

The reference design shows the connection between the STM32F10xxx and a standard
JTAG connector. Refer to Section 4: Debug management on page 17.
Note: It is recommended to connect the reset pins so as to be able to reset the application from
the tools.

6.1.5 Power supply

Refer to Section 1: Power supplies on page 6.

22/28 Doc ID 13675 Rev 7

AN2586 Reference design

6.2 Component references

Table 4. Mandatory components
Id Components name Reference Quantity Comments

1 Microcontroller STM32F103ZE(T6) 1 144-pin package

Ceramic capacitors (decoupling
2 Capacitors 100 nF 11
capacitors)
Ceramic capacitor (decoupling
3 Capacitor 10 µF 1
capacitor)

Table 5. Optional components

Id Components name Reference Quantity Comments

Pull-up and pull-down for JTAG and Boot

1 Resistor 10 kΩ 5
mode.
Used for HSE: the value depends on the
crystal characteristics.
2 Resistor 390 Ω 1
This resistor value is given only as a typical
example.
Used for LSE: the value depends on the
crystal characteristics.
3 Resistor 0Ω 1
This resistor value is given only as a typical
example.
4 Capacitor 100 nF 3 Ceramic capacitor
5 Capacitor 1µF 2 Used for VDDA and VREF.
Used for LSE: the value depends on the
6 Capacitor 10 pF 2
crystal characteristics.
Used for HSE: the value depends on the
7 Capacitor 20 pF 2
crystal characteristics.
8 Quartz 8 MHz 1 Used for HSE
9 Quartz 32 kHz 1 Used for LSE
10 JTAG connector HE10 1
If no external battery is used in the
11 Battery 3V3 1 application, it is recommended to connect
VBAT externally to VDD
12 Switch 3V3 2 Used to select the correct boot mode.
13 Push-button B1 1

Doc ID 13675 Rev 7 23/28

24/28
U1A VDD
34 132
PA0-WKUP PG15
Reference design

35 129 U1B VDD

PA1 PG14
36 128 71 131
PA2 PG13 VSS_1 VDD_11
37 127 107 121
PA3 PG12 VSS_2 VDD_10
40 126 143 95
PA4 PG11 VSS_3 VDD_9 100nF 1µF
41 125 38 84
PA5 PG10 VSS_4 VDD_8
42 124 16 62
PA6 PG9 VSS_5 VDD_7
43 93 51 52
PA7 PG8 VSS_6 VDD_6
100 92 61 17
PA8 PG7 VSS_7 VDD_5
CN1 101 91 83 39 VDD
PA9 PG6 VSS_8 VDD_4
JTAG VDD 102 90 94 144
PA10 PG5 VSS_9 VDD_3
1 103 89 120 108
PA11 PG4 VSS_10 VDD_2
2 104 88 130 72
PA12 PG3 VSS_11 VDD_1 100nF 1µF
3 105 87
PA13 PG2
4 109 57 31 32
PA14 PG1 VREF- VREF+
5 110 56 30 33
PA15 PG0 VSSA VDDA
6
7 6 CR1220 holder
VBAT BT1
8 1)
9 STM32F103ZET6 1
10 2
11 R1 10K VDD Boot Mode 46 55
VBAT
3
PB0 PF15 VDD
12 1 SW1 47 54
PB1 PF14
13 2 Boot 1 48 53 MCU Supply JP1
PB2-BOOT1 PF13
JTAG connector 14 3 R4 10K 133 50 Default setting: 2<-
>3
PB3 PF12
15 134 49
PB4 PF11
16 135 22
PB5 PF10
17 R2 10K 136 21
PB6 PF9
18 137 20
PB7 PF8
19 R3 10K 139 19
PB8 PF7
20 140 18
PB9 PF6
69 15
PB10 PF5
70 14
PB11 PF4
73 13
PB12 PF3
74 12
PB13 PF2
75 11
PB14 PF1
76 10
PB15 PF0

26 68
PC0 PE15
2) 27 67
PC1 PE14
R9 0 28 66
PC2 PE13
29 65
PC3 PE12

Doc ID 13675 Rev 7

44 64
PC4 PE11
45 63
PC5 PE10
96 60
PC6 PE9
97 59
PC7 PE8
98 58
PC8 PE7
C1 99 5
PC9 PE6
LSE 111 4
PC10 PE5
112 3

2
1
PC11 PE4
10pF 113 2
PC12 PE3
32K 7 1
PC13-ANTI _TAMP PE2
X1 OSC_IN 8 142
PC14-OSC32_IN PE1
C2 OSC_OUT 9 141

3
4
R8 PC15-OSC32_OUT PE0
VDD

2. To be able to reset the device from the tools this resistor has to be kept.
0
10pF
1 SW2 Boot Mode C17 C16 C15 C14 C13 C12 C11 C10 C9 C8 C7 C6
VDD
2 Boot 0 138 10µF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF
BOOT0
3 R7 10K 86
PD15
106 85
NC PD14
MCU 82
PD13
C3 81
PD12
HSE OSC_IN 23 80 Decoupling Capacitor
OSC_IN PD11
79
PD10
20pF OSC_OUT 24 78
OSC_OUT PD9
8MHz 77
Figure 14. STM32F103ZE(T6) microcontroller reference schematic

PD8
X2 123
PD7
C4 122
R6 PD6
119
PD5
390 118
PD4
20pF 117 Ai148767c
PD3
RESET# 25 116
NRST PD2
115
PD1
114

2
3
PD0
B1 STM32F103ZET6
C5
100nF MCU

1. If no external battery is used in the application, it is recommended to connect VBAT externally to VDD.
1
4
Reset
AN2586
AN2586 Reference design

Table 6. Reference connection for all packages

Pin numbers for Pin numbers for
Pin numbers for LQFP packages
BGA packages VFQFPN package
Pin name
144 pins 100 pins 64 pins 48 pins 144 pins 100 pins 36 pins

OSC_IN 23 12 5 5 D1 C1 2
OSC_OUT 24 13 6 6 E1 D1 3
PC15-
9 9 4 4 C1 B1 -
OSC32_OUT
PC14-
8 8 3 3 B1 A1 -
OSC32_IN
BOOT0 138 94 60 44 D5 D5 35
PB2-BOOT1 48 37 28 20 J5 G5 17
NRST 25 14 7 7 F1 E1 4
PA13 105 72 46 34 A12 A10 25
PA14 109 76 49 37 A11 A9 28
PA15 110 77 50 38 A10 A8 29
PB4 134 90 56 40 A6 A6 31
PB3 133 89 55 39 A7 A7 30
VSS_1 71 49 31 23 H7 E7 18
VSS_2 107 74 47 35 G9 E6 26
VSS_3 143 99 63 47 E5 E5 36
VSS_4 38 27 18 - G4 E4 -
VSS_5 16 10 - - D2 C2 -
VSS_6 51 - - - H5 - -
VSS_7 61 - - - H6 - -
VSS_8 83 - - - G8 - -
VSS_9 94 - - - G10 - -
VSS_10 120 - - - E7 - -
VSS_11 130 - - - E6 -
VDD_1 72 50 32 24 G7 F7 19
VDD_2 108 75 48 36 F9 27
VDD_3 144 100 64 48 F5 F5 1
VDD_4 39 28 19 - F4 F4 -
VDD_5 17 11 - - D3 D2 -
VDD_6 52 - - - G5 - -
VDD_7 62 - - - G6 - -
VDD_8 84 - - - F8 - -

Doc ID 13675 Rev 7 25/28

Reference design AN2586

Table 6. Reference connection for all packages (continued)

Pin numbers for Pin numbers for
Pin numbers for LQFP packages
BGA packages VFQFPN package
Pin name
144 pins 100 pins 64 pins 48 pins 144 pins 100 pins 36 pins

VDD_9 95 - - - F10 - -
VDD_10 121 - - - F7 - -
VDD_11 131 - - - F6 - -
VREF+ 32 21 - - L1 J1 -
VREF- 31 20 - - K1 H1 -
VSSA 30 19 12 8 J1 G1 -
VDDA 33 22 13 9 M1 K1 -
VBAT 6 6 1 1 C2 B2 -

26/28 Doc ID 13675 Rev 7

AN2586 Revision history

7 Revision history

Table 7. Document revision history

Date Revision Changes

12-Jul-2007 1 Initial release.

Application note also applicable to High-density devices.
Figure 1: Power supply overview, Figure 2: Power supply scheme
and Figure 6: Clock overview updated.
23-May-2008 2 Low-speed internal RC frequency modified in Section 2: Clocks on
page 11. VREF+ voltage range modified.
Table 6: Reference connection for all packages on page 25 added.
Small text changes.
Connectivity line STM32F10xxx and Section : Glossary added.
Section 1.2: Power supply schemes and Figure 2: Power supply
scheme updated.
Figure 5: Reset circuit updated. Figure 6 Clock overview removed in
Section 2: Clocks. Note 1 added Note 3 updated below Figure 8:
External clock. Section 2.1.1: External source (HSE bypass) and
Section 2.1.2: External crystal/ceramic resonator (HSE crystal)
updated.
23-Jun-2009 3 Section 2.3 Clock-out capability section removed.
Section 3.1: Boot mode selection and Section 3.3: Embedded boot
loader mode updated.
When no external battery is used, it is recommended to externally
connect the VBAT pin to VDD.
PA14 updated in Table 7: Document revision history.
Small text changes.
STM3210C-EVAL evaluation board added in Section 4.
This application note also applies to STM32F100xx low- and
medium-density value line products:
– low- and medium-density value line devices added to Introduction
on page 1
01-Mar-2010 4 – Section 2.1.1: External source (HSE bypass) and Section 2.1.2:
External crystal/ceramic resonator (HSE crystal) updated
– reference to value line’s evaluation board added to Section 4.1:
Introduction
Table 5: Reset circuit updated.
Modified Section 2.2.1: External source (LSE bypass)
19-Oct-2010 5
Updated for high-density value line devices.
Updated VDDA and VREF schematics in Figure 14:
14-Apr-2011 6 STM32F103ZE(T6) microcontroller reference schematic on page 24
and Table 5: Optional components.
18-Nov-2011 7 Updated to include XL-density devices.

Doc ID 13675 Rev 7 27/28

 AN2586

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the
right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any
time, without notice.
All ST products are sold pursuant to ST’s terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no
liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this
document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products
or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such
third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS
OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT
RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING
APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY,
DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE
GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void
any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any
liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com

28/28 Doc ID 13675 Rev 7