29/08/2017 ASIC PHYSICAL DESIGN: Backend (Physical Design) Interview Questions and Answers

More Next Blog» [email protected] Dashboard

ASIC PHYSICAL DESIGN

Home SYNTHESIS DFT STA PHYSICAL DESIGN

There was an error in Tuesday, 30 August 2011 Follow by Email

this gadget
Email address...
Backend (Physical Design) Interview Questions and Answers

Digital clock
Below are the sequence of questions asked for a physical design engineer.

11:49:06
pm In which field are you interested?
Answer to this question depends on your interest, expertise and to the requirement for which you have been
interviewed.
Health Tip of The
Day Well..the candidate gave answer: Low power design

Can you talk about low power techniques?

How low power and latest 90nm/65nm technologies are related?
Refer here and browse for different low power techniques.

Aim for a healthy Do you know about input vector controlled method of leakage reduction?
weight. People
Leakage current of a gate is dependant on its inputs also. Hence find the set of inputs which gives least leakage. By
who need to lose
applyig this minimum leakage vector to a circuit it is possible to decrease the leakage current of the circuit when it is
weight should do
in the standby mode. This method is known as input vector controlled method of leakage reduction.
so gradually, at a
rate of one-half to
two pounds per How can you reduce dynamic power?
week. -Reduce switching activity by designing good RTL
Please Subscribe -Clock gating
Here!
-Architectural improvements
-Reduce supply voltage
-Use multiple voltage domains-Multi vdd

Subscribe To What are the vectors of dynamic power?

Voltage and Current
Posts

Comments How will you do power planning?

Refer here for power planning.

Blog Archive
If you have both IR drop and congestion how will you fix it?
▼ 2011 (15)
-Spread macros
▼ August (15)
-Spread standard cells
Clock Gating
-Increase strap width
Backend (Physical -Increase number of straps
Design) Interview
Questions and ... -Use proper blockage

Companywise
ASIC/VLSI Is increasing power line width and providing more number of straps are the only solution to IR drop?
Interview
Questions -Spread macros
-Spread standard cells
Delay - Timing path
Delay" : Static -Use proper blockage
Timing Analysi...
"Setup and Hold In a reg to reg path if you have setup problem where will you insert buffer-near to launching flop or capture flop? Why?
Time Violation" :
Static Timing (buffers are inserted for fixing fanout voilations and hence they reduce setup voilation; otherwise we try to fix setup
An... voilation with the sizing of cells; now just assume that you must insert buffer !)

"Setup and Hold Near to capture path.

Time" : Static Because there may be other paths passing through or originating from the flop nearer to lauch flop. Hence buffer
Timing Analysis
(ST... insertion may affect other paths also. It may improve all those paths or degarde. If all those paths have voilation then
you may insert buffer nearer to launch flop provided it improves slack.
"Time Borrowing" :
Static Timing
Analysis
http://asic-pd.blogspot.in/2011/08/backend-physical-design-interview.html 1/7
29/08/2017 ASIC PHYSICAL DESIGN: Backend (Physical Design) Interview Questions and Answers
Analysis
Power Gating How will you decide best floorplan?

Basic of Timing Refer here for floor planning.

Analysis in
Physical Design
What is the most challenging task you handled?
Clock What is the most challenging job in P&R flow?
Reconvergence
Pessimism (CRP) -It may be power planning- because you found more IR drop
basic -It may be low power target-because you had more dynamic and leakage power
Basic of Timing -It may be macro placement-because it had more connection with standard cells or macros
analysis -It may be CTS-because you needed to handle multiple clocks and clock domain crossings
"Examples Of Setup -It may be timing-because sizing cells in ECO flow is not meeting timing
and Hold time" : -It may be library preparation-because you found some inconsistancy in libraries.
Static Timing ...
-It may be DRC-because you faced thousands of voilations
Multi Voltage
Designs: Power
Planning Issues How will you synthesize clock tree?
Fixing Transition -Single clock-normal synthesis and optimization
Violation -Multiple clocks-Synthesis each clock seperately
www.asic- -Multiple clocks with domain crossing-Synthesis each clock seperately and balance the skew
world.com

How many clocks were there in this project?

About Me -It is specific to your project

-More the clocks more challenging !
mahesh

M.Sc(tech)VLSI Design
How did you handle all those clocks?
View my complete
profile -Multiple clocks-->synthesize seperately-->balance the skew-->optimize the clock tree

Followers Are they come from seperate external resources or PLL?

Followers (6) Next -If it is from seperate clock sources (i.e.asynchronous; from different pads or pins) then balancing skew between
these clock sources becomes challenging.
-If it is from PLL (i.e.synchronous) then skew balancing is comparatively easy.

Why buffers are used in clock tree?

Unfollow To balance skew (i.e. flop to flop delay)

What is cross talk?

Switching of the signal in one net can interfere neigbouring net due to cross coupling capacitance.This affect is known
as cros talk. Cross talk may lead setup or hold voilation.

How can you avoid cross talk?

-Double spacing=>more spacing=>less capacitance=>less cross talk
-Multiple vias=>less resistance=>less RC delay
-Shielding=> constant cross coupling capacitance =>known value of crosstalk
-Buffer insertion=>boost the victim strength

How shielding avoids crosstalk problem? What exactly happens there?

-High frequency noise (or glitch)is coupled to VSS (or VDD) since shilded layers are connected to either VDD or VSS.
Coupling capacitance remains constant with VDD or VSS.

How spacing helps in reducing crosstalk noise?

width is more=>more spacing between two conductors=>cross coupling capacitance is less=>less cross talk

Why double spacing and multiple vias are used related to clock?
Why clock?-- because it is the one signal which chages it state regularly and more compared to any other signal. If any
other signal switches fast then also we can use double space.
Double spacing=>width is more=>capacitance is less=>less cross talk
Multiple vias=>resistance in parellel=>less resistance=>less RC delay

How buffer can be used in victim to avoid crosstalk?

Buffer increase victims signal strength; buffers break the net length=>victims are more tolerant to coupled signal
from aggressor.

You might also like:

Companywise ASIC/VLSI Interview Questions
Physical Design Questions and Answers
Physical Design Interview Questions
Synthesis Interview Questions
LinkWithin

http://asic-pd.blogspot.in/2011/08/backend-physical-design-interview.html 2/7
29/08/2017 ASIC PHYSICAL DESIGN: Backend (Physical Design) Interview Questions and Answers
0 comments Tags: Physical Design, Synthesis, Timing Analysis
Reactions: 

16 February 2008

Physical Design Questions and Answers

I am getting several emails requesting answers to the questions posted in this blog. But it is very difficult to provide
detailed answer to all questions in my available spare time. Hence i decided to give "short and sweet" one line
answers to the questions so that readers can immediately benefited. Detailed answers will be posted in later stage.I
have given answers to some of the physical design questions here. Enjoy !

What parameters (or aspects) differentiate Chip Design and Block level design?
Chip design has I/O pads; block design has pins.
Chip design uses all metal layes available; block design may not use all metal layers.
Chip is generally rectangular in shape; blocks can be rectangular, rectilinear.
Chip design requires several packaging; block design ends in a macro.

How do you place macros in a full chip design?

First check flylines i.e. check net connections from macro to macro and macro to standard cells.
If there is more connection from macro to macro place those macros nearer to each other preferably nearer to core
boundaries.
If input pin is connected to macro better to place nearer to that pin or pad.
If macro has more connection to standard cells spread the macros inside core.
Avoid criscross placement of macros.
Use soft or hard blockages to guide placement engine.

Differentiate between a Hierarchical Design and flat design?

Hierarchial design has blocks, subblocks in an hierarchy; Flattened design has no subblocks and it has only leaf cells.
Hierarchical design takes more run time; Flattened design takes less run time.

Which is more complicated when u have a 48 MHz and 500 MHz clock design?
500 MHz; because it is more constrained (i.e.lesser clock period) than 48 MHz design.

Name few tools which you used for physical verification?

Herculis from Synopsys, Caliber from Mentor Graphics.

What are the input files will you give for primetime correlation?
Netlist, Technology library, Constraints, SPEF or SDF file.

If the routing congestion exists between two macros, then what will you do?
Provide soft or hard blockage

How will you decide the die size?

By checking the total area of the design you can decide die size.

If lengthy metal layer is connected to diffusion and poly, then which one will affect by antenna problem?
Poly

If the full chip design is routed by 7 layer metal, why macros are designed using 5LM instead of using 7LM?
Because top two metal layers are required for global routing in chip design. If top metal layers are also used in block
level it will create routing blockage.

In your project what is die size, number of metal layers, technology, foundry, number of clocks?
Die size: tell in mm eg. 1mm x 1mm ; remeber 1mm=1000micron which is a big size !!
Metal layers: See your tech file. generally for 90nm it is 7 to 9.
Technology: Again look into tech files.
Foundry:Again look into tech files; eg. TSMC, IBM, ARTISAN etc
Clocks: Look into your design and SDC file !

How many macros in your design?

You know it well as you have designed it ! A SoC (System On Chip) design may have 100 macros also !!!!

What is each macro size and number of standard cell count?

Depends on your design.

http://asic-pd.blogspot.in/2011/08/backend-physical-design-interview.html 3/7
29/08/2017 ASIC PHYSICAL DESIGN: Backend (Physical Design) Interview Questions and Answers

What are the input needs for your design?

For synthesis: RTL, Technology library, Standard cell library, Constraints
For Physical design: Netlist, Technology library, Constraints, Standard cell library

What is SDC constraint file contains?

Clock definitions
Timing exception-multicycle path, false path
Input and Output delays

How did you do power planning? How to calculate core ring width, macro ring width and strap or trunk width? How to find
number of power pad and IO power pads? How the width of metal and number of straps calculated for power and ground?
Get the total core power consumption; get the metal layer current density value from the tech file; Divide total
power by number sides of the chip; Divide the obtained value from the current density to get core power ring width.
Then calculate number of straps using some more equations. Will be explained in detail later.
How to find total chip power?
Total chip power=standard cell power consumption,Macro power consumption pad power consumption.

What are the problems faced related to timing?

Prelayout: Setup, Max transition, max capacitance
Post layout: Hold

How did you resolve the setup and hold problem?

Setup: upsize the cells
Hold: insert buffers

In which layer do you prefer for clock routing and why?

Next lower layer to the top two metal layers(global routing layers). Because it has less resistance hence less RC delay.

If in your design has reset pin, then it’ll affect input pin or output pin or both?
Output pin.

During power analysis, if you are facing IR drop problem, then how did you avoid?
Increase power metal layer width.
Go for higher metal layer.
Spread macros or standard cells.
Provide more straps.

Define antenna problem and how did you resolve these problem?
Increased net length can accumulate more charges while manufacturing of the device due to ionisation process. If this
net is connected to gate of the MOSFET it can damage dielectric property of the gate and gate may conduct causing
damage to the MOSFET. This is antenna problem.
Decrease the length of the net by providing more vias and layer jumping.
Insert antenna diode.

How delays vary with different PVT conditions? Show the graph.
P increase->dealy increase
P decrease->delay decrease

V increase->delay decrease
V decrease->delay increase

T increase->delay increase
T decrease->delay decrease

Explain the flow of physical design and inputs and outputs for each step in flow.
Click here to see the flow diagram

What is cell delay and net delay?

Gate delay
Transistors within a gate take a finite time to switch. This means that a change on the input of a gate takes a finite
time to cause a change on the output.[Magma]

Gate delay =function of(i/p transition time, Cnet+Cpin).

http://asic-pd.blogspot.in/2011/08/backend-physical-design-interview.html 4/7
29/08/2017 ASIC PHYSICAL DESIGN: Backend (Physical Design) Interview Questions and Answers
Cell delay is also same as Gate delay.

Cell delay

For any gate it is measured between 50% of input transition to the corresponding 50% of output transition.

Intrinsic delay

Intrinsic delay is the delay internal to the gate. Input pin of the cell to output pin of the cell.

It is defined as the delay between an input and output pair of a cell, when a near zero slew is applied to the input pin
and the output does not see any load condition.It is predominantly caused by the internal capacitance associated with
its transistor.

This delay is largely independent of the size of the transistors forming the gate because increasing size of transistors
increase internal capacitors.

Net Delay (or wire delay)

The difference between the time a signal is first applied to the net and the time it reaches other devices connected
to that net.

It is due to the finite resistance and capacitance of the net.It is also known as wire delay.

Wire delay =fn(Rnet , Cnet+Cpin)

What are delay models and what is the difference between them?
Linear Delay Model (LDM)
Non Linear Delay Model (NLDM)

What is wire load model?

Wire load model is NLDM which has estimated R and C of the net.

Why higher metal layers are preferred for Vdd and Vss?
Because it has less resistance and hence leads to less IR drop.

What is logic optimization and give some methods of logic optimization.

Upsizing
Downsizing
Buffer insertion
Buffer relocation
Dummy buffer placement

What is the significance of negative slack?

negative slack==> there is setup voilation==> deisgn can fail

What is signal integrity? How it affects Timing?

IR drop, Electro Migration (EM), Crosstalk, Ground bounce are signal integrity issues.
If Idrop is more==>delay increases.
crosstalk==>there can be setup as well as hold voilation.

What is IR drop? How to avoid? How it affects timing?

There is a resistance associated with each metal layer. This resistance consumes power causing voltage drop i.e.IR
drop.
If IR drop is more==>delay increases.

What is EM and it effects?

Due to high current flow in the metal atoms of the metal can displaced from its origial place. When it happens in
larger amount the metal can open or bulging of metal layer can happen. This effect is known as Electro Migration.

Affects: Either short or open of the signal line or power line.

What are types of routing?

Global Routing

http://asic-pd.blogspot.in/2011/08/backend-physical-design-interview.html 5/7
29/08/2017 ASIC PHYSICAL DESIGN: Backend (Physical Design) Interview Questions and Answers
Track Assignment
Detail Routing

What is latency? Give the types?

Source Latency
It is known as source latency also. It is defined as "the delay from the clock origin point to the clock definition point in
the design".

Delay from clock source to beginning of clock tree (i.e. clock definition point).

The time a clock signal takes to propagate from its ideal waveform origin point to the clock definition point in the
design.

Network latency

It is also known as Insertion delay or Network latency. It is defined as "the delay from the clock definition point to the
clock pin of the register".

The time clock signal (rise or fall) takes to propagate from the clock definition point to a register clock pin.

What is track assignment?

Second stage of the routing wherein particular metal tracks (or layers) are assigned to the signal nets.

What is congestion?
If the number of routing tracks available for routing is less than the required tracks then it is known as congestion.

Whether congestion is related to placement or routing?

Routing

What are clock trees?

Distribution of clock from the clock source to the sync pin of the registers.

What are clock tree types?

H tree, Balanced tree, X tree, Clustering tree, Fish bone

What is cloning and buffering?

Cloning is a method of optimization that decreases the load of a heavily loaded cell by replicating the cell.
Buffering is a method of optimization that is used to insert beffers in high fanout nets to decrease the dealy.

Posted by mahesh at 22:35

Reactions:  funny (0) interesting (0) cool (0)

No comments:

Post a Comment

Enter your comment...

Comment as: Obul Reddy Vediginjala (Google) Sign out

Publish Preview Notify me

Links to this post

Create a Link

Newer Post Home Older Post

Subscribe to: Post Comments (Atom)

http://asic-pd.blogspot.in/2011/08/backend-physical-design-interview.html 6/7
29/08/2017 ASIC PHYSICAL DESIGN: Backend (Physical Design) Interview Questions and Answers

Travel theme. Theme images by mammamaart. Powered by Blogger.

http://asic-pd.blogspot.in/2011/08/backend-physical-design-interview.html 7/7