Scribd
Upload
1K views

Scaling Models and Scaling Factors For Device Parameters PDF

Scaling involves proportionally shrinking the dimensions of electronic devices while maintaining their electrical properties, allowing for faster and more complex chips. It enables more gates per chip, higher speeds, lower costs, and increased yields. Scaling is characterized by minimum feature size, gate count, power, frequency, and die size. While scaling has improved performance, it faces limitations from depletion widths, interconnect resistance, current densities, and voltage/noise constraints that will eventually prevent further miniaturization and require new parallel architectures.

Uploaded by

Ankita Jain
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
1K views

Scaling Models and Scaling Factors For Device Parameters PDF

Scaling involves proportionally shrinking the dimensions of electronic devices while maintaining their electrical properties, allowing for faster and more complex chips. It enables more gates per chip, higher speeds, lower costs, and increased yields. Scaling is characterized by minimum feature size, gate count, power, frequency, and die size. While scaling has improved performance, it faces limitations from depletion widths, interconnect resistance, current densities, and voltage/noise constraints that will eventually prevent further miniaturization and require new parallel architectures.

Uploaded by

Ankita Jain
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 14

Scaling of MOS Circuits

Scaling models and scaling
factors
What is Scaling?

Proportional adjustment of the dimensions of an electronic device while
maintaining the electrical properties of the device, results in a device either
larger or smaller than the un‐scaled device.

Then Which way do we scale the devices for VLSI?
BIG and SLOW … or SMALL and FAST? What do we gain?

Why Scaling?...

Scale the devices and wires down, Make the chips ‘faster’ – functionality,
intelligence, memory . Make more chips per wafer – increased yield, Make
the end user happy by giving more for less.
Scaling models and scaling
factors
FoM for Scaling

Impact of scaling is characterized in terms of several indicators:

o Minimum feature size
o Number of gates on one chip
o Power dissipation
o Maximum operational frequency
o Die size
o Production cost

Many of the FoMs can be improved by –

shrinking the dimensions of transistors and interconnections.
Shrinking the separation between features – transistors and wires
Adjusting doping levels and supply voltages.
Scaling models and scaling
factors

Scaling Models

 Full Scaling (Constant Electrical Field)
Ideal model – dimensions and voltage scale together by the same scale
factor

 Fixed Voltage Scaling
Most common model until recently – only the dimensions scale, voltages
remain constant

 General Scaling
Most realistic for today’s situation – voltages and dimensions scale with
different factors
Scaling models and scaling
factors

D/
β

Device scaling modeled in terms of generic scaling factors:
1/α and 1/β

• 1/β scaling factor for supply voltage VDD and gate oxide thickness D

• 1/α linear dimensions both horizontal and vertical dimensions
Scaling factors for Device
Parameters
Scaling factors for Device
Parameters
Scaling factors for Device
Parameters
Scaling factors for Device
Parameters
Scaling factors for Device
Parameters
Scaling factors for Device
Parameters
Scaling factors for Device
Parameters
Limitations of Scaling

Effects, as a result of scaling down‐ which eventually become severe
enough to prevent further miniaturization.

o Substrate doping
o Depletion width
o Limits of miniaturization
o Limits of interconnect and contact resistance
o Limits due to sub threshold currents
o Limits on logic levels and supply voltage due to noise
o Limits due to current density
               Summary

Scaling allows people to build more complex machines
– That run faster too

• It does let you design more modules
• Continued scaling of uniprocessor performance is getting hard

‐Machines using global resources run into wire limitations
‐Machines will have to become more explicitly parallel

You might also like