Scribd
Upload
172 views

Siliconsmart Ds

siliconsmart

Uploaded by

Chuah Cheow Theng
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
172 views

Siliconsmart Ds

siliconsmart

Uploaded by

Chuah Cheow Theng
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

Datasheet

SiliconSmart
A Smarter Way to Get PrimeTime Signoff-Quality Timing Models

Overview Introduction
Accurate library characterization The SiliconSmart solution includes a comprehensive array of library characterization
is the foundation of successful and QA capabilities that are tuned to produce PrimeTime sign-off quality libraries
with maximum throughput on available compute resources. SiliconSmarts
digital implementation. Synthesis,
innovative technologies utilize embedded gold reference SPICE engines to provide
place-and-route, verification a characterization speed up of advanced Liberty models used by PrimeTime static
and signoff tools rely on precise timing analysis (STA) to accurately account for effects seen in ultra-low voltage
model libraries to accurately FinFET processes that impact timing. This includes PrimeTime parametric on-chip
represent the timing, noise and variation (POCV), advanced waveform propagation (AWP) and electromigration
power performance of digital (EM) analysis.

and memory designs. Cell library


characterization complexity has Key Features and Benefits
dramatically increased as libraries Tuned to produce PrimeTime sign-off quality libraries
``
migrate to more advanced process Single license includes everything required for cell library characterization and QA
``
nodes. Low-power design further Simple multi-core licensing enables easy adaptation to constantly changing
``
complicates the characterization characterization workload requirements
process by introducing complex Embedded gold reference SPICE engines for best accuracy with fastest throughput
``
cells such as multi-bit flip-flops, Innovative technologies provide high characterization throughput
``
level shifters and retention
logic, which must be accurately
characterized to ensure effective
digital implementation across
Gold-standard
multiple power domains. In STA signoff PrimeTime
addition, process variability on
Correlation-tuned
these nodes requires fast and SiliconSmart characterization solution
accurate characterization to Gold-standard
model the effects on timing. SPICE models HSPICE

Figure 1. Platform-level integration of SiliconSmart with HSPICE


and PrimeTime ensures signoff-quality libraries
PrimeTime Signoff Quality Libraries
Advanced process node standard cell libraries require accurate timing and noise models to ensure confident
static timing analysis signoffespecially for mobile IC and IoT applications operating at ultra-low voltages. To
meet the accuracy needs for advanced node characterization, SiliconSmart model generation has been tightly
calibrated with PrimeTime and HSPICE models to provide the best correlation and accuracy results.

Complete Characterization and QA Solution


SiliconSmart includes a comprehensive set of capabilities for characterization and quality assurance all within
a single product. This simplifies license management and offers flexible configuration setup.

Simple Multi-Core Licensing


SiliconSmarts unique licensing approach easily adjusts to varying workload profiles thereby eliminating the
burden on characterization teams to predict future workload requirements and having to operate within the
constraints associated with traditionally cumbersome licensing methods.

Embedded Gold Reference SPICE


SiliconSmart includes built-in HSPICE and FineSim SPICE models to provide golden accuracy with high
throughput. Dedicated SPICE availability for characterization teams is another added benefit.

SPICE Reference
Netlist Library

SPICE SiliconSmart Custom


Model Settings

Validation
IBIS Reports

AOCV/
POCV LVF Datasheet
Liberty Timing,
Noise & Power
Verilog

Figure 2. SiliconSmart inputs and outputs

High Characterization Throughput


SiliconSmart provides high throughput on a wide range of computing environments with its many performance-
focused features. This includes netlist optimization, automatic function recognition with vector generation,
vector optimization and efficient compute farm utilization.

SiliconSmart ADV
SiliconSmart ADV provides additional features for advanced node cell libraries.

Comprehensive Liberty Variation Format (LVF) characterization and modeling capabilities enable best-in-class
``
PrimeTime POCV variation analysis. Smart LVF performance optimization technology provides highest
throughput and accuracy.
Support for the latest Liberty EM model extensions are included for cell-level EM characterization.
``
A suite of tools to accelerate the manual and error-prone QA process for sign-off quality libraries is provided.
``
The entire library qualification process is automatically parallelized to provide quick turnaround time and
identify problems early on. Visualization aids and intelligently organized results help to quickly isolate
problem areas and provide QA management metrics.

2
Memory Characterization
The SiliconSmart memory characterization solution provides accurate memory instance re-characterization
using a simulation-based approach. Dynamic simulator-based netlist reduction eliminates inactive portions
of the memory netlist to speed up simulation without compromising accuracy. It provides ease of setup using
internal node identification and templates for memory function description. Memory re-characterization
applications include embedded SRAM, register file and ROM. User-defined customization is available for
special applications.

Synopsys, Inc. 690 East Middlefield Road Mountain View, CA 94043 www.synopsys.com
2016 Synopsys, Inc. All rights reserved. Synopsys is a trademark of Synopsys, Inc. in the United States and other countries. A list of Synopsys trademarks is
available at http://www.synopsys.com/copyright.html. All other names mentioned herein are trademarks or registered trademarks of their respective owners.
02/02/16.PS CS6888_SiliconSmartDS.

You might also like