How Does The 4-Bit Synchronous BCD Counter Work
How Does The 4-Bit Synchronous BCD Counter Work
I can't understand why there is an OR-gate and why the first AND-gate is connected to
Q3 complement ?
Promoted by Zeqr
3 Answers
Harun iljak, PhD Electrical Engineering & Signal Processing, Assume that a 4-bit counter is holding the count
International Burch University (2015) 0100. What will the count be after 10 pulses?
Written Dec 27, 2015 Upvoted by Shashi Kiran, E&C engineer
First of all, note that J and K are short-circuited, so it's a T flip flop actually. Where do we need to convert gray codes into BCD
codes?
Now, the logic before the inputs of the last flip flop: it is QA QD + QA QB QC so it's
What are the aspects of a synchronous counter?
going to be a one twice: once when QA QB QC is true (which reads 0111=7) and once
when QA QD is true, which will occur at 1001=9. What does this mean? When 0111 is
reached, the or gate will let a logical one enter the last flip flop and change its output
https://www.quora.com/How-does-the-4-bit-synchronous-BCD-counter-work Page 1 of 3
How does the 4-bit synchronous BCD counter work? - Quora 26/4/17, 9*42 pm
to 1 (remember, it's a T flip flop), getting you to 1000. OK, that's something we'd
expect from any counter, BCD or not. However, the fun part comes once the state is
1001, i.e. 9. The or gate will once again let a logical one pass to the flip flop input and
toggle its output back to 0, making the counter loop back to 0000.
OK, it's not clear from here it's going to loop back to 0000, but it's most certainly
going to lose the one at QD . The one on the QA will be toggled to zero anyway
because the first FF is hard-wired to logical one, so now our logic just needs to prevent
the second flip flop from turning to 1, because we want it to stay a 0 in order to have a
0000 and start everything all over again. That's where that first AND gate you asked
about jumps in. When QD is 1, its complementary output disables the second flip flop
from toggling. That's not disrupting normal counting, since QD will keep the value 1
only for 1000=8 and 1001=9, where QB is not changing. In order to prevent it from
going to 1010=10, we lock it with that complementary Q D and an AND gate.
493 Views View Upvotes
A asynch counter has a clock input that drives only the lowest bit flip flop and the
output of each stage clocks the next stage.
In the synch version the combinatorial logic is to ensure that the correct next state is
loaded for each previous state. The synchronous counter is much faster as it does not
have to wait for rippling through propogation times.
254 Views View Upvotes
Related Questions
Assume that a 4-bit counter is holding the count 0100. What will the count be after 10
pulses?
How does the 9-bit counter circuit work in the shown circuit?
How many don't care how many conditions are there in a K-Map of a 4 bits BCD adder ?
What was the strangest thing If your doctor said you were to Who was the most ignorant
you found cleaning out your die in one hour, what would you American you have ever met?
parents house after they died? do?
Joshua Dang
https://www.quora.com/How-does-the-4-bit-synchronous-BCD-counter-work Page 2 of 3
How does the 4-bit synchronous BCD counter work? - Quora 26/4/17, 9*42 pm
Sitemap # A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
About - Careers - Privacy - Terms - Contact
https://www.quora.com/How-does-the-4-bit-synchronous-BCD-counter-work Page 3 of 3