02 - Modulo-5 Counter
02 - Modulo-5 Counter
LAB Objectives
The aim of this LAB experiment is to familiarize students with the techniques required
to design and simulate digital circuits using Proteus Virtual System Modeling (VSM)
software package. The experiment is designed to guide the students through the process of
designing, editing and simulating a simple modulo-n counter circuit using the schematic
editor ISIS. The LAB covers basic schematic editing topics such as placing and wiring up
components, and then moves on to circuit testing using virtual modeling and simulation.
2.1 Background
In this experiment we will design a a modulo-5 binary counter which counts (0,1, 2,
3, 4, 0, 1, 2, . . ., etc). This counter can be implemented using a 4-bit binary counter
with asynchronous reset input. The modulo-5 count is achieved by gating the outputs of
the 4-bit binary counter (Q3 Q2 Q1 Q0 ) through an "AND" gate and connecting it to the
asynchronous reset input M R such that the counter is cleared when the count reaches 5
(Q3 Q2 Q1 Q0 = 0101). Note that, the binary value 0101 can be distinguished from lower
binary counts (0000, 0001, 0010, 0011, 0100) by the values of Q2 and Q0 together. Thus, as
shown in Figure 2.1, the asynchronous reset input of the counter is connected to Q2 Q0 .
Exercise 2.1 List the binary counts for a modulo-3 counter and show how to gate the outputs of the
4-bit binary counter to implement this modulo counter. Repeat the exercise for modulo-4, modulo-6,
and modulo-7 counters.
18
Modulo-5 Counter
CO U N T E R 4
CLK
1
CLK
M R
7 4 LS 3 9 3
Q 0
Q 1
Q 2
Q 3
Q 0
4
Q 1
5
Q 2
6
A N D 2
Q 3
1
2
7 4 LS 0 8
19
(a)
(b)
Figure 2.3 Placing components using Editing Modes. (a) clock generator, (b)
ground terminal.
20
Modulo-5 Counter
Exercise 2.2 Referring to Figure 2.2, modify the design of the modulo-5 counter into modulo-3 counter
and simulate the resulting counter.