Philips Semiconductors Product specification

SMPS control circuit SG3524

DESCRIPTION PIN CONFIGURATION

This monolithic integrated circuit contains all the control circuitry for
D, F, N Packages
a regulating power supply inverter or switching regulator. Included in
a 16-pin dual-in-line package is the voltage reference, error
INVERT INPUT 1 16 VREF
amplifier, oscillator, pulse-width modulator, pulse steering flip-flop,
dual alternating output switches and current-limiting and shut-down NON-INV INPUT 2 15 VIN

circuitry. This device can be used for switching regulators of either OSC OUTPUT 3 14 EMITTER B
polarity, transformer-coupled DC-to-DC converters, transformerless (+)CL SENSE 4 13 COLLECTOR B
voltage doublers and polarity converters, as well as other power
(–)CL SENSE 5 12 COLLECTOR A
control applications. The SG3524 is designed for commercial
RT 6 11 EMITTER A
applications of 0°C to +70°C.
CT 7 10 SHUTDOWN

GROUND 8 9 COMPENSATION
FEATURES
• Complete PWM power control circuitry TOP VIEW SL00174

• Single ended or push-pull outputs Figure 1. Pin Configuration

• Line and load regulation of 0.2%

• 1% maximum temperature variation
• Total supply current is less than 10mA
• Operation beyond 100kHz

ORDERING INFORMATION
DESCRIPTION TEMPERATURE RANGE ORDER CODE DWG #
16-Pin Plastic Dual In-Line Package (DIP) 0 to +70°C SG3524N SOT38-4
16-Pin Ceramic Dual In-Line Package (CERDIP) 0 to +70°C SG3524F 0582B
16-Pin Small Outline (SO) Package 0 to +70°C SG3524D SOT109-1

BLOCK DIAGRAM

VREF 16
REF +5V TO ALL
VIN 15 REG INTERNAL CIRCUITRY
+5V 12
OSCILLATOR CA
+5V 3 OUTPUT
FLIP FLOP NOR
RT 6
OSC 11
CT 7
(RAMP)
+5V 13
CB
+ NOR
COMPARATOR
14 E
– B
+5V +5V
ERROR
INV INPUT 1 – AMP + 4 +SENSE
CL
N.I. INPUT 2 + – 5 –SENSE

9
1k COMPENSATION
GROUND 8 10
(SUBSTRATE)
SHUTDOWN 10k

SL00175

Figure 2. Block Diagram

1994 Aug 31 1 853-0891 13721

Philips Semiconductors Product specification

SMPS control circuit SG3524

ABSOLUTE MAXIMUM RATINGS

SYMBOL PARAMETER RATING UNIT
VIN Input voltage 40 V
IOUT Output current (each output) 100 mA
IREF Reference output current 50 mA
Oscillator charging current 5 mA
PD Power dissipation
Package limitation 1000 mW
Derate above 25°C 8 mW/°C
TA Operating temperature range 0 to +70 °C
TSTG Storage temperature range -65 to +150 °C

DC ELECTRICAL CHARACTERISTICS
TA=0°C to +70°C, VIN=20V, and f=20kHz, unless otherwise specified.
LIMITS
SYMBOL PARAMETER TEST CONDITIONS UNIT
Min Typ Max
Reference section
VOUT Output voltage 4.6 5.0 5.4 V
Line regulation VIN=8 to 40V 10 30 mV
Load regulation IL=0 to 20mA 20 50 mV
Ripple rejection f=120Hz, TA=25°C 66 dB
ISC Short circuit current limit VREF=0, TA=25°C 100 mA
Temperature stability Over operating temperature range 0.3 1 %
Long-term stability TA=25°C 20 mV/kHz
Oscillator section
fMAX Maximum frequency CT=0.001 µF, RT=2kΩ 300 kHz
Initial accuracy RT and CT constant 5 %
Voltage stability VIN=8 to 40V, TA=25°C 1 %
Temperature stability Over operating temperature range 2 %
Output amplitude Pin 3, TA=25°C 3.5 VP
Output pulse width CT=0.01 µF, TA=25°C 0.5 µs
Error amplifier section
VOS Input offset voltage VCM=2.5V 2 10 mV
IBIAS Input bias current VCM=2.5V 2 10 µA
Open-loop voltage gain 68 80 dB
VCM Common-mode voltage TA=25°C 1.8 3.4 V
CMRR Common-mode rejection ratio TA=25°C 70 dB
BW Small-signal bandwidth AV=0dB, TA=25°C 3 MHz
VOUT Output voltage TA=25°C 0.5 3.8 V
Comparator section
Duty cycle % each output “ON” 0 45 %
Input threshold Zero duty cycle 1 V
Input threshold Maximum duty cycle 3.5 V
IBIAS Input bias current 1 µA
Current limiting section
Sense voltage Pin 9=2V with error amplifier set for maximum out, 180 200 220 mV
TA=25°C
Sense voltage T.C. 0.2 mV/°C
VCM Common-mode voltage -1 +1 V

1994 Aug 31 2
Philips Semiconductors Product specification

SMPS control circuit SG3524

DC ELECTRICAL CHARACTERISTICS (Continued)

TA = 0°C to +70°C, VIN = 20V, and f = 20kHz, unless otherwise specified.
LIMITS
SYMBOL PARAMETER TEST CONDITIONS UNIT
Min Typ Max
Output section (each output)
Collector-emitter voltage (breakdown) 40 V
Collector-leakage current VCE=40V 0.1 50 µA
Saturation voltage IC=50mA 1 2 V
Emitter output voltage VIN=20V 17 18 V
tR Rise time RC=2kΩ, TA=25°C 0.2 µs
tF Fall time RC=2kΩ, TA=25°C 0.1 µs
Total standby current
(excluding oscillator charging current,
error and current limit dividers, and VIN=40V 8 10 mA
with outputs open)

THEORY OF OPERATION connecting Pins 15 and 16 together to the input voltage. In this
configuration, the maximum input voltage is 6.0V.
Voltage Reference This reference regulator may be used as a 5V source for other
An internal series regulator provides a nominal 5V output which is
circuitry. It will provide up to 50mA of current itself and can easily be
used both to generate a reference voltage and is the regulated
expanded to higher currents with an external PNP as shown in
source for all the internal timing and controlling circuitry. This
Figure 3.
regulator may be bypassed for operation from a fixed 5V supply by

Q1

100Ω SG3524 VREF

+VIN 15 REFERENCE 16
SECTION
+ IL to 1.0A
DEPENDING
8 10µF ON CHOICE
FOR Q1
GND

SL00176

Figure 3. Expanded Reference Current Capability

TEST CIRCUIT

2k 2k
IS VIN 1W 1W
15
12 OUTPUTS
OSC OUT 3 SG3524 13
11
VREF 16
8 6 7 2 1 9 10 4 5 14

RAMP INV. COMP CURRENT

N.I. INPUT SHUT LIMIT
INPUT DOWN
VIN
8–40V
2k 10k

0.1 CT 10k
RT 1k

2k

SL00177

Figure 4. Test Circuit

1994 Aug 31 3
Philips Semiconductors Product specification

SMPS control circuit SG3524

3.6 V ÷ RT and should be kept within the approximate range of 30µA

to 2mA; i.e., 1.8k<RT<100k.
OUTPUT DEAD TIME – microseconds

The range of values for CT also has limits as the discharge time of
10 CT determines the pulse-width of the oscillator output pulse. This
5 pulse is used (among other things) as a blanking pulse to both
3 outputs to insure that there is no possibility of having both outputs
2 on simultaneously during transitions. This output dead time
relationship is shown in Figure 5. A pulse width below approximately
1.0
0.5µs may allow false triggering of one output by removing the
0.5 blanking pulse prior to the flip-flop’s reaching a stable state. If small
0.3 values of CT must be used, the pulse-width may still be expanded
by adding a shunt capacitance (≅100pF) to ground at the oscillator
.001 .002 .005 .01 .02 .05 1
TIMING CAPACITOR VALUE (C–)–(µF) output. [(Note: Although the oscillator output is a convenient
oscilloscope sync input, the cable and input capacitance may
SL00178 increase the blanking pulse-width slightly.)] Obviously, the upper
Figure 5. Output Stage Dead Time as a Function of the Timing limit to the pulse width is determined by the maximum duty cycle
Capacitor Value acceptable. Practical values of CT fall between 0.001 and 0.1 µF.
The oscillator period is approximately t=RTCT where t is in
microseconds when RT=Ω and CT=µF. The use of Figure 6 will allow
selection of RT and CT for a wide range of operating frequencies.
Note that for series regulator applications, the two outputs can be
TIMING RESISTOR (R T ) kohms

100 connected in parallel for an effective 0-90% duty cycle and the
50 frequency of the oscillator is the frequency of the output. For
push-pull applications, the outputs are separated and the flip-flop
20
divides the frequency such that each output’s duty cycle is 0-45%
10 and the overall frequency is one-half that of the oscillator.
5

2
External Synchronization
If it is desired to synchronize the SG3524 to an external clock, a
1
pulse of ≅+3V may be applied to the oscillator output terminal with
RTCT set slightly greater than the clock period. The same
5 10 20 50 100 200 5001ms2ms
OSCILLATOR PERIOD (µs) considerations of pulse-width apply. The impedance to ground at
SL00179 this point is approximately 2kΩ.

Figure 6. Oscillator Period If two or more SG3524s must be synchronized together, one must
as a Function of RT and CT be designated as master with its RTCT set for the correct period.
The slaves should each have an RTCT set for approximately 10%
longer period than the master with the added requirement that
CT(slave)=one-half CT (master). Then connecting Pin 3 on all units
together will insure that the master output pulse—which occurs first
and has a wider pulse width—will reset the slave units.
RL = 30MΩ
80 Error Amplifier
VOLTAGE GAIN - dB

RL = 1MΩ This circuit is a simple differential input transconductance amplifier.

60
RL = 300kΩ
The output is the compensation terminal, Pin 9, which is a
RL = 100kΩ high-impedance node (RL≅ 5MΩ). The gain is
40
RL = 30kΩ
8 IC RL
20 A V
g MR L
 0.002R L
2kT
RL = RESISTANCE FROM
0 PIN 9 TO GND and can easily be reduced from a nominal of 10,000 by an external
10 100 1k 10k 100k 1M 10M shunt resistance from Pin 9 to ground, as shown in Figure 7.
FREQUENCY - (Hz)
SL00180
In addition to DC gain control, the compensation terminal is also the
Figure 7. Amplifiers Open-Loop Gain as a Function of place for AC phase compensation. The frequency response curves
Frequency and Loading on Pin 9 of Figure 7 show the uncompensated amplifier with a single pole at
approximately 200Hz and a unity gain crossover at 5MHz.
Typically, most output filter designs will introduce one or more
Oscillator additional poles at a significantly lower frequency. Therefore, the
The oscillator in the SG3524 uses an external resistor (RT) to best stabilizing network is a series RC combination between Pin 9
establish a constant charging current into an external capacitor (CT). and ground which introduces a zero to cancel one of the output filter
While this uses more current than a series-connected RC, it poles. A good starting point is 50kΩ plus 0.001µF.
provides a linear ramp voltage on the capacitor which is also used
as a reference for the comparator. The charging current is equal to

1994 Aug 31 4
Philips Semiconductors Product specification

SMPS control circuit SG3524

One final point on the compensation terminal is that this is also a

convenient place to insert any programming signal which is to
VREF R2
override the error amplifier. Internal shutdown and current limit POSITIVE
circuits are connected here, but any other circuit which can sink OUTPUT
5k VOLTAGES
200µA can pull this point to ground, thus shutting off both outputs. 2 +

While feedback is normally applied around the entire regulator, the 1 –

error amplifier can be used with conventional operational amplifier 5k R1
feedback and is stable in either the inverting or non-inverting mode.
GND
Regardless of the connections, however, input common-mode limits
must be observed or output signal inversions may result. For
conventional regulator applications, the 5V reference voltage must VREF
be divided down as shown in Figure 8. The error amplifier may also
R1
be used in fixed duty cycle applications by using the unity gain 5k
configuration shown in the open-loop test circuit. 2 +

1 –
Current Limiting NEGATIVE
The current limiting circuitry of the SG3524 is shown in Figure 9. 5k OUTPUT
R2 VOLTAGES
GND
By matching the base-emitter voltages of Q1 and Q2, and assuming
a negligible voltage drop across R1: SL00181

Threshold=VBE(Q1)+I1R2-VBE(Q2) Figure 8. Error Amplifier Biasing Circuits

=I1R2 ≅ 200mV
9
Although this circuit provides a relatively small threshold with a
negligible temperature coefficient, there are some limitations to its RAMP

use, the most important of which is the ±1V common-mode range

which requires sensing in the ground line. Another factor to consider t1
ERROR C1 COMPARATOR
is that the frequency compensation provided by R1C1 and Q1 AMPLIFIER

provides a roll-off pole at approximately 300Hz. R1

R1
Q1
Since the gain of this circuit is relatively low, there is a transition
region as the current limit amplifier takes over pulse width control Q2
from the error amplifier. For testing purposes, threshold is defined as
the input voltage required to get 25% duty cycle with the error
5 – SENSE + 4
amplifier signaling maximum duty cycle.
SL00182
In addition to constant current limiting, Pins 4 and 5 may also be
used in transformer-coupled circuits to sense primary current and to Figure 9. Current Limiting Circuitry of the SG3524
shorten an output pulse, should transformer saturation occur.
Another application is to ground Pin 5 and use Pin 4 as an additional
shutdown terminal: i.e., the output will be off with Pin 4 open and on VO = 5V
when it is grounded. Finally, foldback current limiting can be SA/SB R1
provided with the network of Figure 10. This circuit can reduce the
short-circuit current (ISC) to approximately one-third the maximum R2

available output current (IMAX).

RS
– 5
SENSE
+ 4
V 0R 2
1
I MAX + V )
R TH R1 ) R2
S
V TH
I +
SC R where
S

VTH = 200mV
NOTE:
Foldback current limiting can be used to reduce power dissipation
under shorted output conditions. SL00183

Figure 10. Foldback Current Limiting

1994 Aug 31 5