0% found this document useful (0 votes)
108 views

Digital Design Lec1 Introduction

Xuan-tu tran, PhD, is a professor at the Key laboratory on smart integraed systems. He teaches a course on digital design in the uet-vnu hanoi campus. Course objectives include: Understanding numbering systems, Boolean Algebra (conversion, calculation), designing, analyzing combinational circuits (adders, multiplexers.)

Uploaded by

Anh Tấn
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
108 views

Digital Design Lec1 Introduction

Xuan-tu tran, PhD, is a professor at the Key laboratory on smart integraed systems. He teaches a course on digital design in the uet-vnu hanoi campus. Course objectives include: Understanding numbering systems, Boolean Algebra (conversion, calculation), designing, analyzing combinational circuits (adders, multiplexers.)

Uploaded by

Anh Tấn
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 43

2009

Digital Design
Lecture 1: Course Overview Fall 2010
Xuan-Tu Tran, PhD Faculty of Electronics and Telecommunication (FET) Key Laboratory on Smart Integrated Systems (SIS) UET-VNU Hanoi Email: [email protected] www.uet.vnu.vn/~tutx

General Information
Lecturer
Xuan-Tu Tran, PhD Office: Room 314, Building G2 (by appointment) Tel.: +84-4-3754 9664 (Office) Email: [email protected] (recommended) Home page: http://www.uet.vnu.edu.vn/~tutx

Course Web Page


BBC system + homepage (please visit my homepage first) http://www.bbc.vnu.edu.vn

Teaching Assistants
Van-Huan Tran, Researcher (SIS laboratory) Van-Mien Nguyen, Researcher, M.Sc. student (SIS laboratory) Duy-Hieu Bui, Researcher, MSc. Student (SIS laboratory)
2

Administrative Details
Grading
Take-Home Entry Exam Project Exams Final Exam (writing) 10% 40% 50%

Students have to be present:


at least 80% of the course meetings

Administrative
Office:
Room 314, G2 building, UET campus

Office hours
Tuesday: 13h00-14h00 Friday: 16h30-17h30 Other times by appointment Sending e-mails is a good way to reach me

Ressources
IEEE Standard 1076-1993
Find using search engines on WWW (Google)

Use my homepages resources, too much digest Xilinx FPGA


EDA/CAD tools: ISE foundation suite, EDK (student edition); ModelSim (Mentor Graphics student edition) Development Kit: Spartan-3E development kits (Xilinx), DE2 (Altera), or Actel Schematic, FSM, VHDL

Honor
You are encouraged to collaborate with other students in projects Final VHDL code, project report for each homework should be done by your self Exams are closed book, closed notes (only pen, blank paper, and a prepared computer are allowed)

Administration
Text books
Digital Design: Principles and Practices (4th edition), ISBN 0-13-186389-4
By John F. Wakerly, Prentice Hall, June 2010 Available at Laboratory on Smart Integrated Systems

References
Digital Design Fundamentals
By Kenneth J. Breeding, 2nd Ed., Prentice Hall, 1992 Available at Laboratory on Smart Integrated Systems

VHDL: Programming by Example


By Douglas L. Perry, McGraw-Hill, ISBN: 0-071-40070-2 Available at the Smart Integrated Systems Laboratory

Wai-Kai Cheng (Editor). Logic Design. CRC Press, ISBN: 0-8493-1734-7, 2003.

Course Objectives
Students should be able to
Analyzing digital systems Understanding numbering systems, Boolean Algebra (conversion, calculation) Designing, analyzing combinational circuits (adders, multiplexers) Designing, analyzing sequential circuits (flip-flops, registers, counters, FSM, ALU, processors) Hardware description languages and EDA/CAD tools Build their own projects and report related matters

Course outline
Introduction Numbering Systems and Codes Digital Circuits Boolean and Switching Algebra Combinational logic design principles Hardware description languages Combinational logic design practices Sequential logic design principles Sequential logic design practices Memory, CPLD, and FPGAs

Introduction to Digital Systems


What is a digital system? Why are digital systems so pervasive (to be present everywhere)?

10

Microelectronics / VLSI Circuits Design


Why is Microelectronics / VLSI Circuits Design important?
Integrated Circuits (ICs) can be found in any applications High income
33 973M US$ 20 137M US$

8 137M US$ [LaPedus - EETimes]

11

Examples
Digital TVs (Multimedia)

WiFi routers (Communication)

VLSI Systems
(Systems-on-Chip)

MP3 Players (Multimedia)

Mobile phone (Telecoms, Multimedia)

Washing machine (Customer Electronics) Automobile applications


12

IC products
Processors
CPU, DSP, Controllers

Memory chips
RAM, ROM, EEPROM

Analog
Mobile communication, audio/video processing

Programmable
PLA, FPGA

Embedded systems
Used in cars, factories Network cards

System-on-chip (SoC)

13

- What is a digital system?


A system that processes discrete information
Discrete entities may represent anything
from simple arithmetic integers, letters of the alphabet, or other abstract symbols to values for a voltage, a pressure, or any other physical quantities.

What these entities represent is not important in processing of the information.

14

- What is a digital system?

A digital system is one that accepts as input digital information representing numbers, symbols, or physical quantities, processes this input information in some specific manner, and produces a digital output.

Digital inputs

Digital System

Digital outputs

15

- What is a digital system? (cont.)


Computer applications
The computer is required to process information related to physical quantities (pressure or temperature).
Computer Nature: physical quantities

Discrete (digital) quantities

Continuous variables (analog quantities)

Physical quantities & computer


Nature (analog)

???
Computer (digital)

???

Nature (analog)

Physical quantities must be converted to a digital form !!!


16

- What is a digital system? (cont.)


Thermocouple in an analog system

How does this thermocouple be used in a digital system?

17

- What is a digital system?


Converting a physical quantity to a digital form
Physical quantity voltage/current (by a transducer) (coming energy in one form to going energy in another form)
Ex.: thermocouple (temperature transducer) Output voltage is proportional to the temperature

Voltage/Current

Digital form (by an analog-to-digital converter)

Analog ADC ADC quantities (voltage, current)

Computer Computer

DAC DAC

Analog quantities (voltage, current)

(0 & 1)
18

Parallel-comparator ADC converter


2-bit parallel-comparator ADC use 3 parallel comparators Use resistors to divide voltage in order to provide reference voltages to comparators Full-scale voltage equals VMax (the voltage at the top resistor) Incoming voltage is provided to non-invert input of comparators Outgoing value at the output of a comparator gets high when its incoming voltage is higher than its reference voltage
Ex.: VIN = 2.6 Volt A3: Low A2: High A1: High
19

Examples
Monitoring the environment for the developer used on a photographic processing lab
We must to measure the temperature of the developer Then, use the results to turn on/off a heating element
Heater H1 S S Monitoring & Control System

Photographic Photographic processing processing Lab Lab


H2 S S

Heater

Sensors
20

Examples (cont.)
ATM (Automatic Teller Machine)
We must to measure the temperature of the environment surrounding ATMs Then, use the results to turn on/off air-conditioners

21

- Why are digital systems so pervasive?


Flexibility Reliability Cost

22

Design and fabricating ICs

23

Design: history and jobs

24

Moore law

- Feature sizes are getting smaller : - 0.25 m, 0.18 m, 0.12m, 90nm, 65nm, 45nm, 32nm - Gates counts and memory sizes are increasing : - 10M, 20M, 100M, 1 G! - Clock speeds are increasing : - 100Mhz, 400Mhz, 1 GHz, 3 GHz, - Power cannot increase at the same pace : - 10W, 20W, 50W, 100W, - Design time cannot increase : - 3m, 6m, 12m !!!
25

Microprocessor Trends (Intel)


Year 1971 1974 1976 1982 1985 1989 1993 1995 1999 2000 2002 2003 2004 2006 Chip 4004 8080 8088 80286 80386 80486 Pentium Pentium Pro Mobile PII Pentium 4 Pentium 4 (N) Itanium 2 (M) Pentium 4 (P) Core 2 Duo L 10m 6m 3m 1.5m 1.5m 0.8m 0.8m 0.6m 0.25m 180nm 130nm 130nm 90nm 65nm transistors 2.3K 6.0K 29K 134K 275K 1.2M 3.1M 15.5M 27.4 42M 55M 410M 125M 291M

Deep Submicron

Source: http://www.intel.com/pressroom/kits/quickreffam.htm, media reports


26

Microprocessor Trends
100 90 Transistors (Millions) 80 70 60 50 40 30 20 10 0 1970 1980 1990
G4 P4 Alpha (R.I.P)

Intel Motorola DEC/Compaq

2000

Sources: http://www.intel.com/pressroom/kits/quickreffam.htm
27

DRAM Memory Trends (Log Scale)


1000
Source: Textbook, Industry Reports

100 10 4 1 0.25 0.1 0.01 1975 1980 1985 1990 1995 0.0625 1 16

64

512 256 128

Size (Mb)

2000

2005

28

Processor Performance Trends

Vax 11/780

Source: Hennesy & Patterson Computer Architecture: A Quantitative Approach, 3rd Ed., Morgan-Kaufmann, 2002.

29

Summary - Technology Trends


Processor
Logic capacity Clock frequency Cost per function increases ~ 30% per year increases ~ 20% per year decreases ~20% per year

Memory
DRAM capacity: (4x every 3 years) Speed: Cost per bit: increases ~ 10% per year decreases ~25% per year increases ~ 60% per year

30

Technology Directions: SIA Roadmap


Year
Feature size (nm) Logic trans/cm2 Cost/trans (mc) #pads/chip Clock (MHz) 2 Chip size (mm ) Wiring levels Power supply (V) High-perf pow (W)

1999 2002 2005 2008 2011 2014


180 6.2M 1.735 1867 1250 340 6-7 1.8 90 130 18M .580 2553 2100 430 7 1.5 130 100 39M .255 3492 3500 520 7-8 1.2 160 70 84M .110 4776 6000 620 8-9 0.9 170 50 180M .049 6532 10000 750 9 0.6 175 35 390M .022 8935 16900 900 10 0.5 183

31

Gallery - Early Processors

Mos Technology 6502 Intel 4004 (1971)


First P - 2300 xtors L=10m
32

Intel 4004
Introduction date: November 15, 1971 Clock speed: 108 KHz Number of transistors: 2,300 (10 microns) Bus width: 4 bits Addressable memory: 640 bytes Typical use: calculator, first microcomputer chip, arithmetic manipulation

33

Gallery - Current Processors

Process Shrinks

Pentium 4
42M transistors / 1.3-1.8GHz 49-55W L=180nm

Pentium 4 Northwood Pentium 4 Prescott


55M transistors / 2-2.5GHz 55W L=0.130nm Area=131mm2 125M transistors / 2.8-3.4GHz 115W L=90nm Area=112mm2
34

Pentium 4
0.18-micron process technology (2, 1.9, 1.8, 1.7, 1.6, 1.5, and 1.4 GHz) Introduction date: August 27, 2001 (2, 1.9 GHz); ...; November 20, 2000 (1.5, 1.4 GHz) Level Two cache: 256 KB Advanced Transfer Cache (Integrated) System Bus Speed: 400 MHz SSE2 SIMD Extensions Transistors: 42 Million Typical Use: Desktops and entrylevel workstations 0.13-micron process technology (2.53, 2.2, 2 GHz) Introduction date: January 7, 2002 Level Two cache: 512 KB Advanced Transistors: 55 Million

35

Gallery - Current Processors

Intel Core 2 Duo Conroe


291M transistors / 2.67GHz / 65W L=65nm Area=143mm2
Image courtesy Intel Corporations All Rights Reserved

36

Gallery - Current Processors


Multi-core processors
Increase performance Power consumption

Challenges
Complexity Tasks management On-chip communication Chip temperature etc.

Athlon 64 X2 4800+ and 4400+


37

Gallery - Current Processors

IBM Cell Processor


234M transistors / 2GHz / ??W L=90nm Area=221mm2

Image courtesy International Business Machines All Rights Reserved

38

Gallery - Current Processors


Intel Polaris (80 cores)
Trillion operations/second Area: 275mm2 Consumption: 62W IEEE SOC Conference (2006)

Teraflop ASCI Red at Sandia National Lab (1996)


104 cabinets housing 10,000 Pentium Processors spread out over 2500 square feet It consumed a mere 500kw

39

Gallery - Current FPGA

Xilinx Virtex FPGA

40

Gallery - Graphics Processor

nVidia GeForce4
57M transistors / 300MHz / ??W L=0.15m
41

FAUST chip

Flexible Architecture of a Unified System for Telecoms

RAC

TX Units
ARM

AHB System
Year: 2005 130 nm CMOS (STMicroelectronics) 20-node asynchronous NoC 23 NoC units AHB subsystem including an ARM946 core 24 clocks (DFS to save power) 8 M Gates (including 81 RAM blocks) Area: core 70 mm2 - chip 80 mm2 3.3 V 275 functional I/Os - Package : TBGA 420 Power supplies: core 1.2 V I/Os
D. Lattard, et al. ISSCC07
42

RX Units

ETH

DART

FAUST Architecture
NOC1 IF 84 Pads RAC SPort APort EXP OFDM MOD. ALAM. MOD. CDMA MOD. MAPP. BIT INTER. TURBO CODER CONV. CODER Clk & Test CTRL

FT R&D MITSUB-ITE LIST LETI LETI

NoC Perf.

RAM

AHB

CPU

RAM

EXT. RAM CTRL

RAM IF 58 Pads

HouseKeeping NoC Async/Sync IF Async node FRAME SYNC. EXP NOC2 IF 83 Pads SPort DART APort ODFM DEM. CDMA DEM. DEMAPP. DEINTER. ROTOR EQUAL. CHAN. EST. CONV. DEC. ETHER NET ETHERNET IF 17 Pads

43

You might also like