6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A.

Sarkar, ECE,KGEC

VLSI LAB MANUAL USING TANNER SPICE 6TH SEMESTER ECE

KALYANI GOVT. ENGG. COLLEGE
DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING
DESIGNED & DOCUMENTED BY A. SARKAR ECE DEPT, K.G.E.C
List Of Experiments 1. I-V CHARATERISTICS OF NMOSFET WITH SIMPLE MODEL DESCRIPTON, CHANGE VARIOUS PARAMETERS IN THE MODEL OF NMOS AND OBSERVE THE EFFECT TRANSCONDUCTANCE CHARATERISTICS OF NMOSFET WITH SIMPLE MODEL DESCRIPTON, CHANGE VARIOUS PARAMETERS IN THE MODEL OF NMOS AND OBSERVE THE EFFECT Passing logic through cascaded pass transistors Passing logic through cascaded pass transistors driving next transistor gate terminal Design A Inverter With Resistive Pull Up And Find The Transfer Characteristics Design A Inverter With Nmos Depletion Load And Find The Transfer Characteristics Design A Cmos Inverter And Find The Transfer Characteristics Design A Nand Gate Using Cmos Using Pull Up And Pull Down Network Logic. Design A Nor Gate Using Cmos Using Pull Up And Pull Down Network Logic.

2.

3. 4. 5. 6. 7. 8. 9.

10. Design An Xor Gate Using Cmos Using Pull Up And Pull Down Network Logic. 11. Design A Full Adder Using Cmos Using Pull Up And Pull Down Network Logic And Measure The Power Dissipated. 12. Design A Xor Gate And Measure The Power. 13. Design A Mux Using Cmos. 14. using L-edit layout of inveter, NOR,NAND,AND gate Page 1 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

Problem 1: I-V CHARATERISTICS OF NMOSFET WITH SIMPLE MODEL DESCRIPTON, CHANGE VARIOUS PARAMETERS IN THE MODEL OF NMOS AND OBSERVE THE EFFECT.

* OUTPUT CHARACTERISTICS OF A NMOSFET .MODEL N1 NMOS VTO=1 KP=200U LAMBDA=0.01 .DC VDS 0 10 0.5 VGS 1 5 1 M1 2 1 0 0 N1 VGS 1 0 VDS 2 0 .PRINT ID(M1) .PROBE .END

T-Spice1
iD(M1)

1.5

Current (mA)

1.0

0.5

0.0 0 1 2 3 4 5 6 7 8 9 10

Voltage (V)

Problem 2: TRANSCONDUCTANCE CHARATERISTICS OF NMOSFET WITH SIMPLE MODEL DESCRIPTON, CHANGE VARIOUS PARAMETERS IN THE MODEL OF NMOS AND OBSERVE THE EFFECT.

* transconductance characteristics OF A NMOSFET .MODEL N1 NMOS VTO=1 KP=200U LAMBDA=0.01 .DC VGS 0 5 0.5 VDS 2 8 2 M1 2 1 0 0 N1 VGS 1 0 VDS 2 0 .PRINT ID(M1) .PROBE .END

Page 2 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC
T-Spice1
i D( M1)

1 .5

Current (mA)

1 .0

0 .5

0 .0 0 .0 0 .5 1.0 1 .5 2 .0 2.5 3 .0 3 .5 4.0 4 .5 5 .0

Voltage (V)

Problem 3: passing logic through cascaded pass transistors

L=2u

W=22u

L=2u

V=5.0
C=10pF

W=22u

Module0
5 .0 v( N3)

4 .5

4 .0

3 .5

Voltage (V)

3 .0

2 .5

2 .0

1 .5

1 .0

0 .5

0 .0 0 50 1 00 1 50 2 00 2 50 3 00 3 50 4 00

Time (ns)

Module0
v( N2) 3 .5

3 .0

2 .5

Voltage (V)

2 .0

1 .5

1 .0

0 .5

0 .0 0 50 1 00 1 50 2 00 2 50 3 00 3 50 4 00

Time (ns)

Page 3 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

Problem 4: passing logic through cascaded pass transistors driving gates of next one

V=5.0
W=22u L=2u

W=22u

L=2u

C=10pF

Module0
v( N7)

2 .0

Voltage (V)

1 .5

1 .0

0 .5

0 .0 0 50 1 00 1 50 2 00 2 50 3 00 3 50 4 00

T im e (ns)

Module0
5 .0 v( N3)

4 .5

4 .0

3 .5

Voltage (V)

3 .0

2 .5

2 .0

1 .5

1 .0

0 .5

0 .0 0 50 1 00 1 50 2 00 2 50 3 00 3 50 4 00

T im e (ns)

Page 4 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC Problem 5: DESIGN A INVERTER WITH RESISTIVE PULL UP AND NMOS PULL DOWN AND FIND THE TRANSFER CHARACTERISTICS

* RESISTIVE LOAD INVERTER C1 N3 Gnd 10pF M2 N3 N1 Gnd Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u R3 Vdd N3 1K TC=0.0, 0.0 v4 N1 Gnd 5.0 Vdd Vdd Gnd 5v .op .include "C:\Program Files\Tanner EDA\Demo\T-Spice\models\ml1_typ.md" .dc v4 0 5.0 0.1 .tf v(N3) v4 .print v(N3) .end
T-Spice1
5 .0 v(N3 )

4 .5

4 .0

3 .5

Voltage (V)

3 .0

2 .5

2 .0

1 .5

1 .0

0.0

0 .5

1 .0

1 .5

2 .0

2.5

3.0

3 .5

4 .0

4 .5

5 .0

v4 (V)

Page 5 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC Problem 6: DESIGN A INVERTER WITH NMOS ENHANCEMENT LOAD AND FIND THE TRANSFER CHARACTERISTICS

* enhancement load inverter C1 N2 Gnd 10pF M2 Vdd Vdd N2 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u M3 N2 N5 Gnd Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u v4 N5 Gnd 5.0 Vdd Vdd Gnd 5v .op .include "C:\Program Files\Tanner EDA\Demo\T-Spice\models\ml1_typ.md" .dc v4 0 5.0 0.1 .tf v(N2) v4 .print v(N2) .end

T-Spice1
v(N2) 3.5

3.0

Voltage (V)

2.5

2.0

1.5

0.0

0.5

1.0

1.5

2.0

2.5

3.0

3.5

4.0

4.5

5.0

v4 (V)

Page 6 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC Problem 7: DESIGN A CMOS INVERTER AND FIND THE TRANSFER CHARACTERISTICS

* cmos inverter C1 N3 Gnd 1pF M2 N3 N2 Gnd Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u M3 N3 N2 Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u v4 N2 Gnd 5.0 Vdd Vdd Gnd 5v .op .include "C:\Program Files\Tanner EDA\Demo\T-Spice\models\ml1_typ.md" .dc v4 0 5.0 0.1 .tf v(N3) v4 .print v(N3) .end

T-Spice1
5.0 v(N3)

4.5

4.0

3.5

Voltage (V)

3.0

2.5

2.0

1.5

1.0

0.5

0.0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0

v4 (V)

Problem : 8
Page 7 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

Design a NAND Gate using CMOS using Pull up And Pull Down network logic. Circuit Diagram:

* nand gate cmos design

C1 Y Gnd 1pF M2 Y A N15 N5 NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u M3 N15 B Gnd Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u M4 Y A Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u M5 Y B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u v6 A Gnd bit({0100} pw=100n on=5.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) v7 B Gnd bit({0111} pw=100n on=5.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) vdd vdd gnd 1v .tran 1n 400n .include "C:\Program Files\Tanner EDA\Demo\T-Spice\models\ml1_typ.md" .print v(A) v(B) v(Y)

.END
T-Spice1
5 .0 v ( A) 4 .5

Voltage (V)

4 .0

3 .5

3 .0

2 .5

2 .0

1 .5

1 .0

0 .5

0 .0 0 5 0 1 00 1 50 2 00 2 50 3 00 3 50 4 00

Ti m (ns ) e

T-Spice1
5 .0 v ( B)

4 .5

Voltage (V)

4 .0

3 .5

3 .0

2 .5

2 .0

1 .5

1 .0

0 .5

0 .0 0 5 0 1 00 1 50 2 00 2 50 3 00 3 50 4 00

Ti m (ns ) e

T-Spice1
v ( Y) 8 00

Voltage (mV)

7 00

6 00

5 00

4 00

3 00

2 00

1 00

5 0

1 00

1 50

2 00

2 50

3 00

3 50

4 00

Ti m (ns ) e

Page 8 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

Problem : 9 Design a NOR Gate using CMOS using Pull up And Pull Down network logic.

Prob : 10 Design an XOR Gate using CMOS using Pull up And Pull Down network logic. Circuit Diagram:

NETLIST for the Circuit

Page 9 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC * Main circuit: Module0 M1 Vout A N4 Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M2 Vout Ab N3 Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M3 N4 B Gnd Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M4 N3 Bb Gnd Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M5 Bb B Gnd N1 NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M6 Ab A Gnd Vdd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M7 Vout B N8 Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M8 Bb B Vdd N2 PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M9 Ab A Vdd Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M10 Vout Bb N7 Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M11 N7 A Vdd Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M12 N8 Ab Vdd Vdd PH L=2u W=5u AD=66p PD=24u AS=66p PS=24u v13 A Gnd bit({0011} pw=100n on=1.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) v14 B Gnd bit({0101} pw=100n on=1.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) v15 Vdd Gnd 1.0 .tran 1n 400n .include dual.md .print v(A) v(B) v(Vout) .measure tran delay trig v(B) val=.5 rise=1 targ v(Vout) val=.5 rise=1 .End of main circuit: Module0

Prob : 11 Design a Full adder using CMOS using Pull up And Pull Down network logic and measure the power dissipated.

Page 10 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

NETLIST for the Circuit

* * Main circuit: Module0 M1 N33 A Gnd Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M2 CarryB A N2 Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M3 N2 B Gnd Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M4 CarryB C N33 Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M5 N33 B Gnd Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M6 Carry CarryB Gnd Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M7 N9 CarryB N55 Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M8 N55 A Gnd Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M9 N55 B Gnd Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M10 N47 C Gnd Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M11 N51 B N47 Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M12 N9 A N51 Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M13 N55 C Gnd Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M14 Sum N9 Gnd Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M15 N11 A Vdd Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M16 N11 B Vdd Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M17 CarryB B N1 Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M18 N1 A Vdd Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M19 CarryB C N11 Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M20 Carry CarryB Vdd Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M21 N14 B Vdd Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M22 N14 C Vdd Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M23 N14 A Vdd Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M24 N22 A Vdd Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M25 N27 B N22 Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M26 Sum N9 Vdd Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M27 N9 CarryB N14 Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M28 N9 C N27 Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u v13 B Gnd bit({01010101} pw=100n on=1.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) v14 A Gnd bit({00110011} pw=100n on=1.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) v15 C Gnd bit({00001111} pw=100n on=1.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) vdd vdd gnd 1v .include dual.md .tran 1n 800n .power vdd .print v(A) v(C) v(Carry) v(Sum) p(vdd) .End of main circuit: Module0

Results for Power and Delay for the Circuit

FULL_ADDER CIRCUIT for HIGH THRESHOLD Sum Carry Power Delay Power 3.07E-09 3.07E-09 4.98E-08 9.23E-10 4.98E-08 2.81E-09 9.60E-10 2.81E-09 2.95E-09 0 2.95E-09

A 0 0 0 0

B 0 0 1 1

C 0 1 0 1

Delay 0 6.90E-10 Page 11 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC 1 1 1 1 0 0 1 1 0 1 0 1 3.25E-08 3.28E-08 6.69E-08 1.81E-09 1.00E-09 3.25E-08 3.28E-08 6.69E-08 1.81E-09 0 7.32E-10 8.80E-10 1.12E-09

4.80E-10

Prob : 12 Design a XOR Gate using CMOS using Transmission Gate logic and measure the Power. Circuit Diagram:

NETLIST for the Circuit

* Main circuit: Module0 M1 B Ab Vout Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M2 Bb A Vout Gnd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M3 Bb B Gnd N3 NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M4 Ab A Gnd Vdd NH L=.2u W=2u AD=66p PD=24u AS=66p PS=24u M5 B A Vout Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M6 Bb B Vdd N2 PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M7 Ab A Vdd Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u M8 Bb Ab Vout Vdd PH L=.2u W=5u AD=66p PD=24u AS=66p PS=24u v9 A Gnd bit({0011} pw=100n on=1.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) v10 B Gnd bit({0101} pw=100n on=1.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) v11 Vdd Gnd 1.0 .tran 1n 400n .include dual.md .power v11 100n .print v(A) v(Vout) p(v11) .measure tran delay trig v(B) val=.5 rise=1 targ v(Vout) val=.5 rise=1 * End of main circuit: Module0

Page 12 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

* BEGIN NON-GRAPHICAL DATA Power Results v11 from time 1e-007 to 1e-030 Average power consumed -> 2.479105e-006 watts Max power 4.043389e-004 at time 2.00752e-007 Min power 1.620846e-009 at time 2.13097e-007

Prob : 13 Design a MUX using CMOS.

NETLIST for the Circuit

* Main circuit: Module0 M1 Ab A Vdd Gnd NH L=0.2u W=2u AD=66p PD=24u AS=66p PS=24u M2 Bb B Vdd Gnd NH L=0.2u W=2u AD=66p PD=24u AS=66p PS=24u M3 I0 Ab Y1 Gnd NH L=0.2u W=2u AD=66p PD=24u AS=66p PS=24u M4 I1 Ab Y2 Gnd NH L=0.2u W=2u AD=66p PD=24u AS=66p PS=24u M5 I2 A Y1 Gnd NH L=0.2u W=2u AD=66p PD=24u AS=66p PS=24u M6 I3 A Y2 Gnd NH L=0.2u W=2u AD=66p PD=24u AS=66p PS=24u M7 Y1 Bb Y Gnd NH L=0.2u W=2u AD=66p PD=24u AS=66p PS=24u M8 Y2 B Y Gnd NH L=0.2u W=2u AD=66p PD=24u AS=66p PS=24u M9 Ab A Vdd Vdd PH L=0.2u W=5u AD=66p PD=24u AS=66p PS=24u M10 Bb B Vdd Vdd PH L=0.2u W=5u AD=66p PD=24u AS=66p PS=24u M11 I0 A Y1 Vdd PH L=0.2u W=5u AD=66p PD=24u AS=66p PS=24u M12 I1 A Y2 Vdd PH L=0.2u W=5u AD=66p PD=24u AS=66p PS=24u M13 I2 Ab Y1 Vdd PH L=0.2u W=5u AD=66p PD=24u AS=66p PS=24u M14 I3 Ab Y2 Vdd PH L=0.2u W=5u AD=66p PD=24u AS=66p PS=24u M15 Y1 B Y Vdd PH L=0.2u W=5u AD=66p PD=24u AS=66p PS=24u M16 Y2 Bb Y Vdd PH L=0.2u W=5u AD=66p PD=24u AS=66p PS=24u * End of main circuit: Module0 v1 I0 Gnd bit({11} pw=100n on=1.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) v2 I1 Gnd bit({01} pw=100n on=1.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) v3 I2 Gnd bit({00} pw=100n on=1.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) v4 I3 Gnd bit({01} pw=100n on=1.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) v5 A Gnd bit({01} pw=100n on=1.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) v6 B Gnd bit({00} pw=100n on=1.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) v15 Vdd Gnd 1.0 .include "C:\Documents and Settings\Administrator\Desktop\Batch2_Vivita\dual.md" .tran 1n 200n .print v(I0) v(I1) v(I2) v(I3) v(Y) .END

Page 13 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

Layout design Lab using L-edit

How to build a MOSFET layout using L_edit Inverter Using L-Edit Launch L-Edit Create New File. Create new files by choosing File > New , which opens the New File dialog: Options include: File type The type of file to create. Layout produces a Tanner Database (TDB) file. Text creates an ASCII text file for normal text editing Copy TDB setup from file For Layout files, the TDB file from which to take setup information for the new file. You will be able to choose the source setup file by selecting one from the list of predefined setup files, by typing the name of the file into the text field, or by browsing. C:\L-Edit Student v7.12\ledit.tdb Under Setup -> Design The chosen technology units should be lambda It should be 1 internal unit for 1/1000 lambda The lambda value should be equal to 1 micron. Under Grid tab -> Grid Display -> Displayed Grid can be chosen 0.5 locator units Create a new cell. Cell -> New, call it inv Draw 14 x 6 Active Box where H=14 and W=6. Draw two 4 x 4 Metal1 box and put on both sides of Active box. Draw two 2 x 2 Active Contact centered on each Metal 1 box It looks like.

Page 14 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

Draw 2 x10 poly box centered at the active where W=10 and H=2. Draw 18 x 10 N Select.

Page 15 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

Draw 10 x 10 P Select below the Nselect of NMOS. Draw 6 x 6 Active inside the Pselect. Draw 2 x 2 Active Contact inside the Active Extend the Metal1 to Pselect area, it looks like:

Copy the whole block above, select N Select and click Edit -> Edit Object, change N Select to be P Select. With the same method draw a Nselect on the top of PMOS. , it looks like:

Page 16 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

Draw 34x 16 Nwell at PMOS place.

Page 17 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

Connect following the inverter schematic.

Page 18 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

Draw 6 x5 Poly beside the gate of two transistors. Draw 4 x 4 Metal 1 centered in the poly. Draw 2 x 2 l Poly Contact centered in the Metal1

Page 19 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

Click Port on the Toolbar. And draw OUT port. The dialog jumps out. On Layer: Metal1 Port name: OUT. Similarly draw VDD, GND, IN port. Run DRC check If No DRC error, go to next step. For extraction give a name for the spice output file. In the output tab click on write nodes as names, write node names, place device labels on layer1, Extract the file to be SPICE file.

Open T-spice from startprograms tanner EdaTspice Prov7.0Tspice menu and open the extracted file, then add the following lines and run

Page 20 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

.include "C:\Tanner\TSpice70\models\ml2_20.md" M1 OUT IN VDD VDD PMOS L=2u W=6u AD=36p PD=24u AS=36p PS=24u * M1 DRAIN GATE SOURCE BULK (-36 107 -30 109) M2 GND IN OUT GND NMOS L=2u W=6u AD=36p PD=24u AS=36p PS=24u * M2 DRAIN GATE SOURCE BULK (-36 74.5 -30 76.5) Vin IN GND PULSE (0 5 0 1n 1n 100n 200n) Vdd VDD GND 5 .tran/powerup 5n 500n .print tran v(IN) v(OUT) .END Summary of Design rules Metal and Diffusion have minimum width and spacing of 4. Contacts 2 X 2 and are surrounded by 1. Polysilicon width =2 N well surrounding pMOs by 6 and avoids nMOS transsitor by 6

Some other Layout of INVERTER

Page 21 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

Or another VERSION OF INVERTER as GIVEN BELOW

Page 22 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

Page 23 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

Layout of NOR gate as follows

Page 24 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

Layout of NAND gate as given below

Page 25 of 26

6th Semester, B Tech, VLSI Lab Manual using Tanner Spice A. Sarkar, ECE,KGEC

Layout of AND gate as given below

.include "C:\Tanner\TSpice70\models\ml2_20.md" M1 OUT CPL VDD 10 PMOS L=1u W=3u AD=9p PD=12u AS=133.5p PS=107u * M1 DRAIN GATE SOURCE BULK (90 38 92 44) M2 CPL A VDD 9 PMOS L=1u W=3u AD=16.5p PD=17u AS=133.5p PS=107u * M2 DRAIN GATE SOURCE BULK (7 36 9 42) M3 VDD B CPL 9 PMOS L=1u W=3u AD=133.5p PD=107u AS=16.5p PS=17u * M3 DRAIN GATE SOURCE BULK (20 36 22 42) M4 OUT CPL GND GND NMOS L=1u W=3u AD=10.5p PD=13u AS=76.5p PS=63u * M4 DRAIN GATE SOURCE BULK (90 10 92 16) M5 7 A 8 GND NMOS L=1u W=3u AD=108p PD=78u AS=15p PS=16u * M5 DRAIN GATE SOURCE BULK (7 -6 9 0) M6 CPL B 7 GND NMOS L=1u W=3u AD=10.5p PD=13u AS=108p PS=78u * M6 DRAIN GATE SOURCE BULK (20 15 22 21) v6 A Gnd bit({0100} pw=100n on=5.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) v7 B Gnd bit({0111} pw=100n on=5.0 off=0.0 rt=1n ft=1n delay=0 lt=100n ht=100n) Vdd VDD GND 5 .tran 5n 500n .print v(B) v(A) v(CPL) v(OUT) .END

Page 26 of 26