FPGA (Xilinx & Altera)
FPGA (Xilinx & Altera)
Specification
System-Level Sim
SystemC Model
C/C++
Matlab / Simulink
Device Selection
Xilinx
Altera
Design Entry
LPM MegaCore
Design Entry
CoreGen LogiBox IP
Function Sim
Simulation Model & TestBench
Debussy ModelSim
Synthesis
Synthesis Constraints
Synthesis
Synthesis Constraints
P&R
P&R Constraints, Floorplaning
Fitting
Fitting Constraints
Timing Sim
Timing Model & TestBench
Debussy
ModelSim
Prototyping
Programmer
JTAG Programmer
SignalTap