0% found this document useful (0 votes)
22 views

Click To Edit Master Subtitle Style

Naeha Sharif received a B.Sc. in Electronics Engineering from the National University of Engineering and Technology in Pakistan in 2011. As a research assistant from 2009 to 2011, she worked in the Analog Mixed Signal Group and designed a digital phase detector for clock domain crossing in multiprocessor system-on-chips using 90nm Cadence technology. She published a paper on quantitative analysis of state-of-the-art synchronizers from a clock domain crossing perspective at IEEE ICET 2011. Her research interests at UCL include clock domain crossing and multiprocessor system-on-chips.
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
22 views

Click To Edit Master Subtitle Style

Naeha Sharif received a B.Sc. in Electronics Engineering from the National University of Engineering and Technology in Pakistan in 2011. As a research assistant from 2009 to 2011, she worked in the Analog Mixed Signal Group and designed a digital phase detector for clock domain crossing in multiprocessor system-on-chips using 90nm Cadence technology. She published a paper on quantitative analysis of state-of-the-art synchronizers from a clock domain crossing perspective at IEEE ICET 2011. Her research interests at UCL include clock domain crossing and multiprocessor system-on-chips.
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 5

4/20/12

Click to edit Master subtitle style

4/20/12

Naeha Sharif
B.Sc. Electronics Engineering National University of Engineering and Technology

(NUST), SEECS, Pakistan(2011).

4/20/12

Research
Research assistant in (AMSG) Analog Mixed Signal

Group (2009-2011)

Cadence : 90nm technology Final year project: Design of a Digital phase

detector for cross clock domain in MPSoCs

Publication: Quantitative Analysis of State-of-the-

Art Synchronizers: Clock Domain Crossing Perspective, IEEE ICET 2011

4/20/12

Research Interests In UCL

4/20/12

You might also like