0% found this document useful (0 votes)
71 views

Reference: Electronic Design Automation For Integrated Circuits Handbook, by Lavagno

This document summarizes techniques for reducing dynamic power dissipation in FPGAs through power-aware placement, routing, and a post-routing transformation. These techniques were applied to industrial designs implemented on a Xilinx Virtex-5 FPGA. Board-level power measurements found that on average, the techniques reduced power consumption by 10% across a suite of industrial designs. The document cites two relevant references for additional information on electronic design automation for integrated circuits and on digital integrated circuits.

Uploaded by

shilpa_g
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
71 views

Reference: Electronic Design Automation For Integrated Circuits Handbook, by Lavagno

This document summarizes techniques for reducing dynamic power dissipation in FPGAs through power-aware placement, routing, and a post-routing transformation. These techniques were applied to industrial designs implemented on a Xilinx Virtex-5 FPGA. Board-level power measurements found that on average, the techniques reduced power consumption by 10% across a suite of industrial designs. The document cites two relevant references for additional information on electronic design automation for integrated circuits and on digital integrated circuits.

Uploaded by

shilpa_g
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 1

T.

Mudge, “Power: A first class design constraint,” IEEE


Computers, Vol. 34, pp. 52~57, Apr. 2001. Reference
[1] http://www.intel.comWe
consider dynamic power dissipation in FPGAs and present CAD
techniques for dynamic power reduction. The proposed techniques, comprising
power-aware placement, routing, and a novel post-routing transformation, are
applied to optimize the power consumed by industrial designs implemented in the
Xilinxreg Virtextrade-5 FPGA. Board-level power measurements on a suite of
industrial designs show that the techniques reduce power by 10%, on average.

 Electronic Design Automation For Integrated Circuits Handbook, by Lavagno,


Martin, and Scheffer, ISBN 0-8493-3096-3 A survey of the field, from which the
above summary was derived, with permission.
 Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic, Digital Integrated
Circuits, 2nd Edition[1], ISBN 0-13-090996-3 , Publisher: Prentice Hall

You might also like