Example of A Combinatorial Circuit: A Multiplexer (MUX)
Example of A Combinatorial Circuit: A Multiplexer (MUX)
A Multiplexer (MUX)
Consider an integer ‘m’, which is
constrained by the following relation:
m = 2 n, where m and n are
both integers.
A m-to-1 Multiplexer has
m Inputs: I , I , I , ................ I
0 1 2 (m-1)
one Output: Y
n Control inputs: S0, S1, S2, ...... S(n-1)
One (or more) Enable input(s)
such that Y may be equal to one of the inputs, depending upon the
control inputs.
1
Example: A 4-to-1 Multiplexer
A 4-to-1 Multiplexer:
I0
2n inputs I1 Y
I2
1 output
I3
Enable (G) S0 S1
n control inputs
2
Characteristic Table of a Multiplexer
3
Implementing Digital Functions:
by using a Multiplexer: Example 1
Implementation of F(A,B,C,D)=∑ (m(1,3,5,7,8,10,12,13,14), d(4,6,15))
By using a 16-to-1 multiplexer:
I0
0
I1
1
I2
0
I3
1
I4
0
I5
1
0
I6 F
I7
1
I8
1
I9
0
I10
1
I11
0
I12
1
I13
1
I14
1
I15
NOTE: 4,6 and 15 MAY BE 0
CONNECTED to either 0 or 1 4
S3 S2 S1 S0
Implementing Digital Functions:
by using a Multiplexer: Example 2
In this example to design a 3 variable logical function, we try to
use a 4-to-1 MUX rather than a 8-to-1 MUX.
F(x, y, z)=∑ (m(1, 2, 4, 7)
5
Implementing Digital Functions:
by using a Multiplexer: Example 2 ….2
In a canonic form:
F = x’.y’.z+ x’.y.z’+x.y’.z’ +x.y.z …… (1)
6
Implementing Digital Functions:
by using a Multiplexer: Example 2 ….3
X Y
7
Implementing Digital Functions:
by using a Multiplexer: Example 2 ….4
Another Possible Solution:
Assume that z = S1 , x = S0 .
If F is to be obtained from the output of a 4-to-1 MUX,
8
Implementing Digital Functions:
by using a Multiplexer: Example 2 ….5
9
The diagram below shows the relation
between a multiplexer and a
Demultiplexer.
Y0
I0 4 to 1 1 to 4
MUX DEMUX
I1
Y1
Y out Input
I2 Y2
I3 Y4
S1 S0 S1 S0
10
Demultiplexer (DMUX)/ Decoder
A 1-to-m DMUX, with ACTIVE HIGH Outputs,
has
1 Input: I ( also called as the Enable input
11
Characteristic table of the 1-to-4
DMUX with ACTIVE HIGH Outputs:
Table 2
12
Characteristic Table of a 1-to-4
DMUX, with ACTIVE LOW Outputs:
Table 3
13
A Decoder is a Demultiplexer with a
change in the name of the inputs :
Y0
2 to 4
Decoder
Y1
ENABLE
INPUT Y2
Y4
S1 S0
When the IC is used as a Decoder, the input I is called
an Enable input
14
DECODER: In Tables 2 and 3, when
Enable is 0, i.e. when the IC is Disabled,
all the Outputs remain ‘unexcited’.
The ‘unexcited’ state of an Output is 0
for an IC with ACTIVE HIGH Outputs.
The ‘unexcited’ state of an Output is 1
15
Characteristic Table of a 2-to-4
DECODER, with ACTIVE LOW Outputs
and with ACTIVE LOW Enable Input:
Table 4
Logic expressions for the outputs of the Decoder of Table 4:
Y0 = E + S1 + S0 Y1 = E + S1+ S0‘
Y2 = E + S1‘ + S0 Y3 = E + S1‘ + S0‘
16
A cross-coupled set of NAND gates
Characteristic table:
X Y Q1 Q2
0 0 1 1
0 1 1 0
1 0 0 1
17
A cross-coupled set of NAND gates …2
0 0 ----- ---- 1 1
0 1 ---- ---- 1 0
1 0 ---- ---- 0 1
1 1 1 0 1 0
0 1 0 1 18