0% found this document useful (0 votes)
119 views73 pages

Introduction To VLSI Design

Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
119 views73 pages

Introduction To VLSI Design

Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 73

Introduction to VLSI Design

By
VijaySankarRao.P
IIIT,Hyderabad
What is Digital/Analog IC Design?

Digital/Analog IC design is the successful


implementation of analog circuits and
systems using integrated circuit
technology.
Unique Features of Digital/Analog IC Design
Moore’s law
• Intel Chip Year of Introduction # Transistors
• 4004 1971 2,250
• 8008 1972 2,500
• 8080 1974 5,000
• 8086 1978 29,000
• 286 1982 120,000
• 386™ processor 1985 275,000
• 486™ DX processor 1989 1,180,000
• Pentium® processor 1993 3,100,000
• Pentium II processor 1997 7,500,000
• Pentium III processor 1999 24,000,000
• Pentium 4 processor 2000 42,000,000
Physical structure of the
enhancement-type NMOS transistor
(a) perspective view (b) cross-section.
Typically L = 0.1 to 3 mm, W = 0.2 to 100 mm, and the thickness
of the oxide layer (tox) is in the range of 2 to 50 nm.
¾The enhancement-type NMOS transistor with a positive
voltage applied to the gate.
An n channel is induced at the top of the substrate
beneath the gate.
An NMOS transistor with vGS >Vt and with small vDS applied.
The device acts as resistance whose value is determined by vGS
Operation of the enhancement NMOS transistor as vDS is
increased.
The induced channel acquires a tapered shape, and its
resistance increases as vDS is increased.
Here, vGS is kept constant at a value > Vt.
(a) An n-channel enhancement-type MOSFET with vGS and vDS applied and
with the normal directions of current flow indicated.
(b) The iD–vDS characteristics for a device with k’n (W/L) = 1.0 mA/V2.
Process Variations
Variability Sources
Process Variations
Systematic Vs Random Variations
Interconnect R & C Variations
Pattern dependent variations
Interconnect Variations
Variations
Achieving sub wavelength
resolution
Increasing Process Variations
Thank you

You might also like