Scribd
Upload
42 views

16 Bit SRAM Implementation and Analysis: Aamodh K, Arjun S Kumar and Vikas Bhardwaj

The document summarizes a project to design and implement a 16-bit SRAM with a 4x4 array. It describes the problem statement of designing the SRAM and peripheral circuits including write enable, precharge, row and column decoders, and sense amplifier. It then outlines the implementation methodology of schematic design in Magic layout tool, simulation, and characterization of the SRAM cell in terms of read delay, write delay, power dissipation, and area.

Uploaded by

Aamodh Kuthethur
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
42 views

16 Bit SRAM Implementation and Analysis: Aamodh K, Arjun S Kumar and Vikas Bhardwaj

The document summarizes a project to design and implement a 16-bit SRAM with a 4x4 array. It describes the problem statement of designing the SRAM and peripheral circuits including write enable, precharge, row and column decoders, and sense amplifier. It then outlines the implementation methodology of schematic design in Magic layout tool, simulation, and characterization of the SRAM cell in terms of read delay, write delay, power dissipation, and area.

Uploaded by

Aamodh Kuthethur
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 11

16 Bit SRAM Implementation and Analysis

Project
by

Aamodh K , Arjun S Kumar and Vikas Bhardwaj


(M.Tech VLSI Design)
6th November 2015

Problem Statement
I
I

To Design and Implement 16 bit SRAM (4 x 4 array)


To Implement the peripheral circuitry
I
I
I
I

Write Enable
Precharge
Row and column decoder
Sense Amplifier

To characterize SRAM cell in terms of


I
I
I
I

Read delay
Write delay
Power dissipation
Area

Implementation Methodology

Schematic of the circuit was drawn

Layout corresponding to schematic was laid out in Magic

Layout was simulated in IRSIM and functional testing was


done

Parasitic capacitances were extracted from layout

Parasitics were appended to manually written NG Spice netlist


and simulated

Characterization of SRAM cell was conducted using Perl

Schematic

Layout

Observations 1: Transient analysis of Write operation

Observation 2: Transient analysis of Read operation

Results Tabulated

Challenges and Learnings: Sizing decoder

Challenges and Learnings: Sense Amplifier

Challenges and Learnings: SRAM cell

You might also like