EXPERIMENT #8

SERIAL COMMUNICATION USING THE ASYNCHRONOUS

COMMUNICATIONS INTERFACE ADAPTER (ACIA)
1.0 Purpose
The purpose of this experiment is to introduce the student to the following topics:
the Asynchronous Communications Interface Adapter IC (ACIA, MC6850)
the fundamentals of serial asynchronous data communications
the RS-232-C Serial Communications Standard

2.0 Component Requirements

None.

3.0 Background
A. The Asynchronous Communications Interface Adapter (ACIA)
The ACIA (MC6850) provides the data formatting and control to interface serial
asynchronous data communications systems to parallel bus systems.
When the CPU writes data to the ACIA in a parallel format, the ACIA performs a
parallel-to-serial conversion before transmitting the data serially. Similarly, when the
ACIA receives data in a serial format, it performs a serial-to-parallel conversion,
which enables the CPU to read the data in a parallel format.
The parallel bus (host CPU) interface of the ACIA consists of the following signals:
Quantity
3
1
1
1
1
8

Saniie & Perich

Description
Chip Select lines (*CS2, CS1, CS0)
Register Select line (RS)
Read/Write line (R/*W)
Clock line (E)
Interrupt Request line (*IRQ)
Data lines (D0 to D7)

Experiment #8 - 1

The serial communications interface of the ACIA consists of the following signals:
Quantity
1
1
1
1
1
1
1

Description
Transmit Data (TX DATA)
Receive Data (RX DATA)
Clear-to-Send (*CTS)
Request-to-Send (*RTS)
Data Carrier Detect (*DCD)
Transmit Data Clock (TX CLOCK)
Receive Data Clock (RX CLOCK)

The top five serial communications signals are identical to the ones used to
implement an asynchronous version of the RS-232-C Serial Communications
Standard.
Registers
The ACIA has four internal registers that are accessible by the CPU. The selection of
a certain register depends on the state of the Register Select (RS) and Read/*Write
(R/*W) lines. The following chart illustrates how each register is selected.
RS
0
0
1
1

R/*W
0
1
0
1

Register Descriptions
Control Register (CR)
Status Register (SR)
Transmit Data Register (TDR)
Receive Data Register (RDR)

Note: 0 or 1 indicates the logic level of the signal.

Notice that the SR and the RDR are read-only registers, and the CR and the TDR are
write-only registers.
The preceding discussion is meant to serve as a brief introduction to the ACIA. For
more detailed information about this device refer to the course lecture notes and the
following textbooks (included as ACIA&PIA.pdf in the ECE441 File Package):
a. Bishop, Ron. Basic Microprocessors and the 6800.
Rochelle Park, NJ: Hayden Book Company, 1979.
(Note: refer specifically to Chapter 9, section 9.6)
b. 8-Bit Microprocessor & Peripheral Data Book.
Series C. Austin, Texas: Motorola, Inc. 1983

Saniie & Perich

Experiment #8 - 2

B. Asynchronous Serial Communication

In serial communication systems, a byte of data is transmitted one bit at a time along
the same physical wire. In asynchronous serial communications systems, start and
stop bits are added before and after the data to inform the receiving device as to
where the data begins and ends. When transmitting serial data asynchronously, the
data packet must adhere to the following specific format.
The first bit transmitted is the Start Bit, and this bit indicates the beginning of a
character word. This bit is always a logic 0.
Next, 7 or 8 Data Bits are transmitted, one bit at a time, starting with the Least
Significant Bit or LSB (i.e. D0), and increasing towards the Most Significant Bit or
MSB (i.e. D7).
The Parity Bit is sent next. It can be either logic 0 or 1 depending upon the data and
the type of parity selected in the ACIAs Control Register.
Finally the Stop Bits are transmitted. These bits indicate the end of a character word.
There can be either 1 or 2 Stop Bits, and they are always logic 1.
Refer to Figures 9.23 and 9.24 which illustrates the format for serially transmitting a
character.
The preceding discussion is meant to serve as a brief introduction to asynchronous
communications. For more detailed information about this device refer to the course
lecture notes and the following textbook:
Bishop, Ron. Basic Microprocessors and the 6800.
Rochelle Park, NJ: Hayden Book Company, 1979.
(Note: refer specifically to Chapter 9, section 9.6)
C. RS-232-C Serial Communications Standard
RS-232-C is the name given to the hardware standard for the serial transmission of
data from one computer to another computer or peripheral device. The voltage levels
for a logic 0 are +3 to +15 Volts, and for a logic 1 are -3 to -15 Volts. For ACIA #1
and ACIA #2, the RS-232 signals are made available on two 25-pin connectors (plug
type DB-25 Connectors) at the back of the SANPER-1 Educational Lab Unit.
In the SANPER-1 Unit, the TTL serial data being transmitted by the ACIA is first
inverted, and then converted to RS-232-C type voltages by an integrated circuit
known as a TTL to RS-232-C Converter (Motorola Part No.: MC1488). This
device converts the TTL signals (0 or +5 Volts) to RS-232 signals (-3 to -15 Volts or
+3 to +15 Volts). The RS-232 data is then sent to the receiving computer or
peripheral device.
When RS-232 data is received, it is inverted and then converted to TTL level voltages
by an integrated circuit known as a RS-232-C to TTL Converter (Motorola Part No.
Saniie & Perich

Experiment #8 - 3

MC1489). This device converts the RS-232 signals (-3 to -15 Volts or +3 to +15
Volts) to TTL signals (0 or +5 Volts). The TTL data is then input to the ACIA on the
RX DATA pin.

4.0 Statement of the Problem

This experiment consists of two parts. In the first part, the student will implement serial
asynchronous communications using the ACIA. The student will use ACIAs to establish a
full-duplex communication channel with another lab unit. The student will write software
routines to initialize, control, and monitor the operation of the ACIA, which will
communicate with the other lab unit.
In the second part of the experiment, the student will modify the program from
Experiment #4 (Code Conversion and Bit Manipulation) by replacing the TRAP #14
routines that interface to the terminal (i.e. PORT1IN), with their own terminal handling
routines. These routines will control the ACIA, which inputs and outputs data to or from
the terminal. These routines will be implemented using TRAP #15.
5.0 Preliminary Assignment
General Note: In sections A and B below, the student may use TRAP #14 routines for
inputting and outputting data to/from their terminal. In section C, the
student is prohibited from using TRAP #14 routines for terminal I/O.
A. Polling Implementation of Unit-to-Unit Communication
1. Write an initialization subroutine for ACIA #2 on the SANPER-1 Educational
Lab Unit. Configure ACIA #2 to operate as follows:

transmitter and receiver clocks set to divide-by-16 mode

8 data bits
no parity bit
1 stop bit
*RTS pin low
transmitter and receiver interrupts disabled

2. Write a subroutine to transmit an ASCII character. First, determine from the

appropriate ACIA status flags whether the ACIA is ready to accept a character for
transmission. If it is, take the ASCII character pointed to by Address Register
A0, store it in ACIA #2s TDR register, and then exit the subroutine.
3. Write a subroutine to continually monitor the status flags of ACIA #2 to
determine if it has received an ASCII character. Once a character is received,
again examine the ACIAs status flags to determine if the character was received
error free.
Saniie & Perich

Experiment #8 - 4

If no errors occurred, place the character in Data Register D0, then exit the
subroutine.
If an error occurred, print a message on the terminal indicating which type of
error occurred and the value of the received data. Exit the subroutine.
4. Write a subroutine that calls the subroutine of Prelim #3 and then displays the
received character on the terminal.
5. Write a subroutine to prompt the user to enter ten ASCII characters at the
terminal. An example of the input format is: ABCDE12345 <CR>. The routine
will then input these characters from the terminal, and then store them in a table
in memory (locations $900 to $909). When the table is full, transmit each
character out of ACIA #2 using the subroutine of Prelim #2, then exit the
subroutine.
6. Write a subroutine to receive ASCII characters from another lab unit (via ACIA
#2) using the subroutine of Prelim #3. As each character is received, its ASCII
code should be stored in a table in memory (locations $910 to $919). When the
table is full, display the received characters on the terminal, then exit this
subroutine.
B. Interrupt Implementation of Unit-to-Unit Communications
7. Write an initialization subroutine for ACIA #2. Configure the ACIA to operate as
follows:

transmitter and receiver clocks set to divide-by-16 mode

8 data bits
no parity bit
1 stop bit
*RTS pin low
transmitter interrupts disabled
receiver interrupts enabled

8. Write an Interrupt Service Routine that queries ACIA #2 to determine the cause
of the interrupt request.
If the receiver section caused the interrupt, examine the error condition bits of the
Status Register.
If no receiver errors occurred, read the data from the RDR and store it into a 10
byte long table (locations $910 to $919) using Address Register A0 as the pointer
into the table. After storing the data, determine the condition of the table. If the
table is full, display its contents on the terminal, reinitialize the pointer to the

Saniie & Perich

Experiment #8 - 5

starting address of the table, and then exit the routine. If the table is not full,
increment the pointer, then exit the interrupt service routine.
If an error occurred, print a message on the terminal indicating which type of
error occurred and the value of the received data. Exit the service routine.
Note: If the interrupt was generated by some condition other than received data,
disregard the interrupt.
9. Assemble each of the subroutines created above into the following program
format.
PROC1
LOOP1

PROC2
LOOP2

PROC3
LOOP3

PROC4
LOOP4

MOVE.L #$TBD,A7
JSR SUBRT1
JSR SUBRT2
BRA LOOP1

* TRANSMIT ONLY routine

* ACIA init. - polling
* transmit a character.
* transmit continuously.

MOVE.L #$TBD,A7
JSR SUBRT1
JSR SUBRT4
BRA LOOP2

* RECEIVE ONLY routine

* ACIA init. - polling
* display received char
* receive continuously

MOVE.L #$TBD,A7
JSR SUBRT1
JSR SUBRT5
JSR SUBRT6
BRA LOOP3

* TX and RX - POLLING
* ACIA init. - polling
* transmit char block
* receive char block.

MOVE.L #$TBD,A7
JSR SUBRT7
JSR SUBRT5
BRA LOOP4

* TX and RX - INTERRUPTS
* ACIA init. - interrupts
* transmit char block

Notes:
a. The label SUBRT1 is the name of the subroutine from Prelim #1, label
SUBRT2 is the name of the subroutine from Prelim #2, and so on.
b. TBD means to be determined by user.
C. Terminal I/O Routines using the TRAP #15 Handler
10. Write two subroutines to control ACIA#1 on the SANPER-1 Educational Lab
Unit. This ACIA provides an input and output interface to the terminal. The
routines should be similar to those of TRAP 14 Handler Functions 241 and 243.
The proper registers must be initialized before the TRAP calling sequence is
invoked. Note that entering a Return <CR> terminates data entry at the terminal.

Saniie & Perich

Experiment #8 - 6

11. The above routines can only be accessed by executing a TRAP #15 instruction in
your program. Modify the original source code of Experiment #4 by replacing all
TRAP #14 instructions with TRAP #15 instructions.

6.0 Procedure
Note: Bring graph paper to the lab for the purpose of recording waveforms.
A. Unit-to-Unit Communications
1. Use the Memory Modify (MM) command to store the character i into location
$900.
2. Initialize address register A0 to point to location $900.
3. Run the PROC1 program. The same ASCII character should be transmitted
continuously. Using an oscilloscope, observe the transmitted data on pin #3 (TX
DATA) of the DB-25 connector that connects to ACIA #2 on the SANPER-1
Educational Lab Unit. Also, connect a wire from pin #4 to pin #5 on the DB-25
connector to tie *CTS to *RTS. Record this waveform in its RS-232-C format,
and indicate the start, data, parity, and stop bits for this bit stream. From this
waveform, draw the corresponding TTL waveform, which is the actual output of
ACIA #2.
4. Modify PROC1 so that the transmitted character is now S. Run PROC1 again.
Record the RS-232-C waveform and indicate all four groups of bits. Draw the
TTL waveform. Repeat this procedure three additional times for the following
characters: $, ESC, a.
5. Ask your Lab Instructor to connect your lab unit to an adjacent lab unit. Execute
PROC1 on one on the lab units and PROC2 on the other. One of the terminals
should display the characters received from the other lab unit. Verify that you
have received the correct value and number of characters. Reverse the execution
of the programs on the lab units, and again verify that the other lab unit is
receiving and displaying characters properly.
6. Demonstrate to your Lab Instructor that Procedure Step #5 is working properly.
7. Leave your lab unit connected to an adjacent lab unit. Execute PROC3 on each
lab unit. Each group should transmit a block of 10 characters. Your terminal
should display the characters received from the other lab group. Through your
terminal, your lab group should be able to pass data back and forth to the other
lab group.
8. Demonstrate to your Lab Instructor that your polling routine (Procedure Step #7)
is working properly.
Saniie & Perich

Experiment #8 - 7

9. Set the appropriate exception vector for ACIA #2 interrupt requests to point to the
starting address of the interrupt service routine, SUBRT8.
10. Leave your lab unit connected to an adjacent lab unit. Execute PROC4. Each lab
group should begin transmitting characters and your terminal should correctly
display the characters received from the other lab group.
11. Demonstrate to your Lab Instructor that your interrupt routine (Procedure Step
#10) is working properly.
B. Terminal I/O Routines
12. Set the exception vector of TRAP #15 to point to the starting address of
SUBRT10.
13. Execute the revised logic translator program. Your program should be able to
accept data from the terminal, perform the logic translation, and output data to
both the terminal and the User Display of the SANPER-1 Educational Lab Unit.
14. Enter the test data and verify that your program is working properly. Debug your
program using software breakpoints, software tracing, and the hardware singlestep mode.
15. Demonstrate to your Lab Instructor that the revised logic translator program
works properly.

Saniie & Perich

Experiment #8 - 8

7.0 Discussion
Submit the following to your Lab Instructor as a Final Report:
1. Listing files of all your programs and subroutines which include both global and local
comments.
2. Drawings of the RS-232-C and TTL waveforms of the five different character words
from Procedures A.3 and A.4.
3. In Procedure step #7, one of the lab units did not receive one block of characters.
Why? How can this problem be solved?
4. Describe the advantages and disadvantages of implementing polling vs. interrupts.
5. List and explain which bits in the Status Register can cause an interrupt to occur.
6. The ACIAs Status Register contains the value $A3. What is the status of the ACIA?
7. What are the characteristics of a communications system if the ACIAs Control
Register contains $C2?
8. If the ACIAs Control Register reads $81, determine what the parity bit must be when
transmitting each of the following characters: "!", "7", "N", "P".

Saniie & Perich

Experiment #8 - 9

A CIA

.----tr-------- -----------I

CNO
PWR
(+5)

TRANSMIT DATA REGISTER (TORI

SERIAL DATA OUT

I WRITE ONLY

I "'--:- :---:- --:-- ........:- ........_-:- --:-I BUS

DRIVERS

TXO

STATUS REGISTER ISR)

DATA
LINES
TO
OR
FROM
MPU

IRQ

PE

0\'RN

FE

CTS

oco

TORE RORF

READ ONLY

CONTROL REGISTER ICRl

4

TO MPU DATA LINES

!SERIAL TO
PARALLEl
CONVERTER!

1 3 1 2
ws

cos I
a

WRITE
ONLY

RXC
SERIAL DATA IN

Lr-- --r-r
TXC

RECEIVE

INT RUPT

CLOCK.
MPU
TRANSMIT
CLOC.K

RECEIVE DATA REGISTER !ROR)

tO
WRITE
FROM
MPU

RXD

-=r-'rso

ENABlE

_JSf1

l"'-DCoi:_j

EAR
A
I ol
REGISTER
SELECT
FROM
MPU
ADDRESS
LINE

SEND
SIGNAL
FROM
MODEM

-'

QUES T.
CHIP SELECT
FROM MPU
ADDRESS
LINES

SEND
:_:
TO
.
MODEM
DATA
CARRIER
DETECT
FROM
MODEM

Fig. 9.30 Register select line

Saniic & Perich

Experiment #,1, - 12

.ACI..l

.. IIPU

07

07

..

lr-G=

00

!o7joslo jo<4jo3ID2jol jooj

(A) SERIAL TO PARAL.l...EL

IIP\1

.ACU

D.lT.A 0liT

!I co!ell oz[ o31 0-4 [ o!!l

lor!

[ "
00
(8) PARALL!!.. TO S!:RW.

Fig. 9.22 Conversion functionof the ACIA

07

00

110 BAUD
SERIAL ASCII DATA TIMING

MARKING

lJr--,-- T-- r--,-- T-- r--1-. I

I
I

I
I
I

_..;;_J_

S?ACING

BIT TIME

I
I

I
I
I

I
I
I

I
I

I
I

I
I

19.09 L

_j_- ..L--L- _J

L._ _

...l..--

OATABITS

msec:

START

DO

01

02

04

03

06

OS

PARITY
BIT

STOP
BIT

STOP
BIT

IT
CHARACTER TIME@ 10 C?S (11 BITS!
100 msec

TR1 159

MARKINGlJ;--:--;--r--:--;--;--: -n-----

SPACING

I
I

I
t

I
j

I
l

'----

l
BIT TIME
!SEE TABLE
BELOWl

lSTART
BIT

00

DATA BITS

01

02

03

t------ CHARACTER TIME@ 15

04

OS

06

PARITY
BIT

& 30 CPS I 10 BITS! ----

SiC?
SIT
-;

ISEE ABLE BELOW!

BAUD RATE I 150
I - :300

CHARACTERSiSEC
BIT TIME (mse-cl

I 15

I 30

I 6.67 I :3.:33

CHARACTER TIME (rnw.:ll 66.7

J3.J

SEC
BIT TIME BAUD RATE

150 !r JOO BAUD SERIAL ASCII DATA TIMING

110 BAUD
SERIAL DATA TIJ.IING FOR ASCII

r-- --T--T-- T--T--T-- r---r---:-- 1

I
I
I
I
I
I
I ..I ,/:,

Qu--

IJ

DO

01

02

START BIT

03

I
1

I
:

,.:;:Y

.I

...

11;.':-1 : ,$:-:

I ...-:-":

D4 5

7 OA T.A BITS

.IE
(B9IT
.0T9IJm
1l

J.-..J .

PARITY BIT

STOP BITS

------ ONE CHARACTER WORD------

Fig. 9.23 Role of stop, start, and parity bits

Table 9.6 Baud Rate Data

Saud rate
Bit time{msec)
"Character time
Characters/ sec
Data bits/sec

110
9.09
.1 sec
10
80

150
6.66
0.73 sec
13.7
110

300
3.33
.0366 sec
27.32
218.6

1200
.833
.0092 sec
108.7
870

*Assume one start bit, eight data bits (including parity), and two stop bits, or
eleven bits per character.

= 1 /baud rate
Bit time
Character time = (total number of bits In word)
Characters/ sec - 1I character time
= 8 x characters/sec
Data bits/sec

DO .

01

02

03

04

'5iART BIT

x-sa, 6 -r

. '

O I

05

06

O O O

r r

x (bit time)

CHARACTER

i
-

I L=

.t. _.t. . -- 2 STOP BITS

PARITY BIT

04
05
'-------- 06

Fig. 9.24 Pulse train

0
0

- b6
t>4

b.2

b1

.............. Column I

Hex I

I
I

'&*'

E
F

Row

I NUL I

OLE

DC1

o I

I SOH I

STX

DC2

ETX

OCJ

0
0

Of

Ei8

I o

I
I

6
7
8
9

SYN

o I

6
7
1
Of 8
1 I 9

I EOT
I ENO I
I ACK I

NAI(

1
0

(J

1 I

I o I
I I

1
I

1
I

1
I

I
BS I

BeL

DC4

I HT I

CAN
EM

1
I

10
11

LF

sus

VI

I E::iC I

Ol

12

FF

13

I o.
I E

CR

I FS I
I GS I

0 l 14
1

15

so I

RS

51

us

FIGURE 4-2.

3
0

SP

0
0

5
5
?

0
0

2
2

0
1

1
1

0
0
0
0
0
0
0

1
0

0
b3

0
1

.
+

I
I

o4

7
8
9

H
.I

I
I
I
I
I

7
7

0
Q

u
v

.e

I z

1:

I \

<

>

I z

1\

DEL

5C!ICharacter Set

SEND A 7 BIT ASCII CHAR. "H"

EVEN PARITY- 2 STOP BITS
H = 481s 1001 OOCb
MARK

I
I
I

START 1
S?ACE

Do

I
I
I

I
I

01

Dz

OJ

04

I
I

os

Ds

PARITY

STOP :
I

NEXT
STOP

CHAR.

ACIA CONTROL REGISTER FORMAT

66
TC2

97

RIE

81

65
TC1

80

8-1

500KHz

-i-64

800KHz

MASTER RESET

82

WORD LENGTH

0
0

, ,

7
7
7
7

1'
0
1

,
1

MAX DATA CLOCK RATE

800KHz

83

60
Cl

.;. 16

61
C2

-i-1

84
0
0

62
WS1

FUNCTION ITx. Rxl

,
,,
,

63
WS2

WS3

8
8

+ PARITY + STOP BITS

EVEN
ODD
EVEN
ODD
NONE
NONE
EVEN
ODD

2
2
1

,
2
1
1
1

BITS CR5 AND CR5 HAVE THE FOLLOWING SYSTEM A?P!..!C..\7i0N:

CRS

CRS

THE RTS PIN IS LOW AND TRANSM!T INTERRUPTS ARE

INHIBITED. THIS IS THE CODE USED WHEN REQt;ESTiNG
THAT THE COMMUNICATIONS CHANNEL BE SET-UP. IT IS
NOT C!..:AR TO SEND DATA YET.
THE RTS PIN IS LOW AND THE COMMUNICAT10NS
CHANNEL HAS SEEN SET UP. THEREFORE. THIS CODE IS
USED TO GENERATE IRQ'S VIA THE TORE SIT IN THE
STATUS REGISTER.

THE RTS ?IN IS HIGH AND TRANSMIT INTERRUPTS ARE

INHIBITED. THIS CODE c.:..N SE USED TO "KNOCK-OOWN"
THE COMMUNIC.:..TIONS CHANNEL

THE RTS ?IN IS LOW (KE:::? UP COMMUNICATIONS

CHANNEL), A SREAK SIGNAL (LO'N LEVEL ON TRANSMIT
DATA OUT LINE) IS Ti=IANSMITTED.THIS IS USED TO
INTERRUPT THE RE OTE SYSTE .
.

BT 7.- RECEIVER INTERRUPT ENABLE (RIE)

'T'

E ASLES INTERRUPTS c;.us;c BY

A) RECEIVER DATA REGISTER FULL GOING HIGH
il)

"0'' -

A LOW TO HIGH TR..\ SITION ON THE DATA C:.RRIEn

DETECT SIGNAL LINE

INHIBITS I ITERRUPTS :JUE TO RECEIVE DATA REGISTER

FULL OR LOSS OF RECEIVE D;.U CARRIER.

ACIA STATUS REGISTER FORMAT

87

86

BS

IRQ

PE

OVRN

84
FE:

83
CTS

82
DCD

81
TORE

80
RDRF

STATIJS REGISTEr\

lnforma;:on on :ne s:a:us of :ne ACLO:. is ava1lable :o the

MPU by reaaing the ACI;.. Status Re;:s:er. This reaconly
register is selec:ee when F.S is lew ana ?Jw IS hign. lnicr
r:"\ation ere-:! in tn1s r rster incicates tl"'.e status of me

T:ansmit Cat.J Register.!:":!Receive Ca:a Megister anc error

lcgic,ar.c :ne cenpnerallr.:odem status inouts cf the AClA.
Receive Data i'\egister Full !RCi'\Fl, Bit 0 - Rece1ve Oa:a
Reg1s:er F\:11 indiC3tes that rec!:ved ::ata has en trans
lerred to :r.e rteceiVe Da:a ?.e<;is:er. ROF.F is c:earea ai:er an
MPU reaa of ::'\e Rece1ve Data i'ie;ster or eva master res t.
The Clearea or e:r.::v s:a:e incic:ates t:'\a:::-:e contents at tl':e
P.eceive Ca:a eg1ster are r.o: C\Jtrent. Oata Carr:er Cetect
t:e1ng ni;:-: also causes R D
:a indicate emctv.

Trens"'it Oats i'\eo;;io:ter :,.,o:V !TDi'\El, Bit 1 - Tt1e

iransmit Cata rtegister ::-::tv bn oeu::: set hic:n inC1:aes

: at :he 7:ar.smr: Data =e-;:s:er c:= :er:-:.s ave-=n ::a s

1errea anc t!'"lat new Cata ."":";ay be erne e-:. ihe !cw sta!e 1:-1..
cu:ates t::at roe !"t'g!Ster :s it..:t! anc: :.-,at :-ar.s:-r:rsstcn of a new
C arac!e!" aS r:::t t:e-;un S!ro:Ce te las:wn:e ca:a c:r.-:mar:d.
Data Carrier Ostec: !C5l, Sit 2 - ine Data Carner
C!tec! :1 wti; e nrc;n wl"'ethe .:-.:'..:; trorn a ccem
:-.as ;one u;=" :::lrt'IC:cae tnat a earner :s r.c:::esen:.. 'ihis Cit
going :"::;:"'\ causes an lnte ruot Me-: es: :c be cene!"ated

.,. en :-:e ...:. ecet_vlr"'te n.::: ::- aoe rs se. t: re!'T1 tns !"'ign
aer :ne new:. tS re:ur:'1ec lew !.;-:::1 c:eare-o v

irst

reaaar:; ::-:e 5 :.atus Rt!9:s:.er anc ! e:e Oa:a egts:.e:- :r

u :ii a rr.as:er !"eset occ-..:!"S. !f t:"le OC:J tr:ot.t :-err.atr.s ig:"l
a er reac s:a:.s ar:c :-eae :ata or mas:er reset nas ccc ::-ea
tne inter,...;:t:s :::e!ree, tile 5'CO sta:us ::: rema1ns r.i;n an
w111 fellow ::'\e inc:. t.

Rec:e er Ovem:n IOVRNl, Bit 5 - Cverrun is an error llag

:na11nd:cates :nat one or more Cr'larac::ers in the data stream
were lest. That is, a cl':arac::er or a numoer of c..,arao:ers
":.ere received but not read l:cm the Rece1ve Oa:a Re;ister
!nDRl pnor :o su:se<;uent ::t:arac:ers :;,ein; rece1ved. ine
overrun condition oe<;ins at t.e m1Cpoint of :ne last l:it of tile
second cl!arac:r 'ec:eived in suc::ession wi:hout a read of
tne ROR having cc:urred. Tne Cverrun coes not oc:ur in :ne
S:atus Re;ister un:.l tl':e valid c..,a,ac:er ;:nor :o Overrun nas
t:ee'n read. The RCi'IF bit rerr.air.s set unul :ne Overrun is
reset. C.'larao:er svnehrcn1zation is main:ained cluring tt:e
Overrun c::nditicn. The Overrun indication is reset after the
reading of data from tne Rece.ve Data i'le;ister or by a
Master Reset.

C!ear-:o-Send lffil. 6it 3 - Tt-e C:eartcSer:d ::it in

C:':;ates :::;s:a:e o!the C:eartoSenC: 1n::ut !rem a mccem.
""' Ow C S .nc1c.lts :r:at ::"!ere tS a \..:ear-:c.. Send trc:"':"! :r.e
mocem. :n :l":e nu;state. tr.e Trans 1t Ca:a F\egts:er :. ;tv
tat 1$ inniOitana t:'\e c:aar-toSer.c s:a::.;s ::!t Wtil ::-e nic!1.
Master reset eoes not at e:::he C!ear..!o-Send s atus ::r;.

Parity Error !PEl. Bit 6 - The ::aritv error flag indicates

that the numt:er of highs lonesl in the c. arac:er cces not
agree w1th tne oreseiec:ed odd or even ::arity. Odd ::antv is
defined :o t:e wnen :r:e total n ,;ml:er of ones is odd. ihe
parity error lndiC3t10n wm t:e ::re.sent as !eng as :.e cata
c:-:arac:er is in :."'e RCR. If no ::lri:V is selec:ed.:r:en botn the
transmitter ;)aritV generator eu::ut ar.d :::e receiver partly
c. eck: resuJts are innbited.

Framing Error !F:J. Sit 4 - !=ra.,.,1n; error 1notc3:es that

::oe recetvec =..,arac:e' S ;.,cro: errv trarf'ed ::Jv a s:art and a
s:oo b1t ar:1:S c :ec:ea ::v tne acsence of tne first s:o:l t:at.
T:-.ts errcr : c;cates 3 svnc:o:.ronz:3uon err:r. fauatv transmrs
s1cn, cr 1 breat co"C1t10n. ihe tram1n9 error f!ag 1S set cr
reset cunnt; :ne recetve aa:a transfer :tme. iheretcre. : 15 er..
ror ineic3:or is 'esent :nrou;!'lo-.t ::-:e uma :nat tne
assocatea cnarac:er 1s available.

tntem:ot R-tiRO!, Sit 7 - The InC :m indi03tes :r.e

s ate of tne tnU cutcut. Any in!erNCt c::r.c1 :cn wtn its ac
:icable enable ....il be inci03te<:: on :r.is s tus it. Anyn.,.,e
tl':e ii'iQ out::ut is low the ifilj' t:1t woil ::e r:i;n :a inOi03te tl':e
in:erruot cr ser.ice re<;uest status. iRU is c:eared bv a read
ocerat1on :o :e ece.ve Data Me<;1s:er cr a wnte ccera:,on
:o :r.e irans.,t Oata Reo;ister.

FROII POLLING ROUnNE

I IIAIN PROGRAM I

>-"-0--

::o

RETURN TO

OTHER DEVICES

WRITE WORO
TO TOll

CONTINUE

POLLING

ROUTINE

ERROR
ROUnNE

RTI
IRETURN TO
IIAIN PROGRAIII

Flowcnart of transmit sequence

FRO II POLLING ROUTINE

I IIAIN PIIOGRAIII

NO

RETURN TO
MAIN PROGRAII

OR POLL
OTHER DEVICES

CONTINUE

LOSS OF

ROUTINE

CARRIER
ROUTINE

POLLING

YES

'I!AO WORD
, TO IIPU

'HI

.RfTURII ro
Alii PROGRAIII

FRAIIING ERROR
ROUTINE

(fi\ NIOTOROLA

\.0 Sen iconduc'fors

MC6850
(1.0 MHz}
MC68A50
(1.5 MHz)
MC68B50
(2.0 MHz)

ASYNCHRONOUS COMMUNICATIONS INTERFACE

ADAPTER (ACIAl

MOS
(N-CHANNEL, SILICON-GATE)

The MC6850 Asynchronous Communications Interface Adapter pro

vides the data formatting and control to interface serial asynchronous
data communications information to bus organized systems such as the
MC6800 Microprocessing Unit.
The bus interface of the MC6850 includes select, enable, read/write,
Interrupt and bus interface logic to allow data transfer over an 8 bit
bidirectional data bus. The parallel data of the bus system is serially
transmitted and received by the asynchronous data interface, with pro
per formatting and error checking. The functional conf1guration of the
ACIA is programmed via the data bus during system initialization. A
programmable Control Register provides variable word lengths, clock
division ratios, transmit control, rece1ve control, and interrupt control.
For peripheral or modem operat1on, three control lines are provided.
These lines allow the ACIA to interface directly with the MC6860L
0-600 bps digital modem.
8 and 9-Bit Transm1ssion
Optional Even and Odd Parity
Parity, Overrun and Framing Error Checking
Programmable Control Register
Optional ..,.. 1, -+- 16, and + 64 Clock Modes

ASYNCHRONOUS
COMMUNICATIONS INTERFACE
ADAPTER

S SUFFIX CtfiOIP
PAC"AGt CA::,E
623

P SUFFIX PLASTIC
PACKAGE CASE700

Up to 1.0 Mbps Transmission

False Start Bit Deletion
Peripheral/ Modem Control Funct1ons
Double Buffered
One- or Two-Stop Bit Operation

L SUFFIX CERAMIC
PACKAGE CASE 716

PIN ASSIGNMENT

MC6860 ASYNCHRONOUS COMMUNICATIONS INTERFACE ADAPTER

BLOCK DIAGRAM

Vss

CTS

Rx Data

DCO

Rx CLK

DO
01

Data
Data Bus

Transmit

Bus
Buffers

Data

RTS
Tx Di'lt<l

Receive

Data

Address
Control
and
Interrupt

and
Control

03

IRQ

04

cso

05

CS2

06

CS1

07

AS
Peripheral/
Modem

02

vee

E
R/W

Control

MOTOROLA INC . 1981

DS 9493-R2

MC6850MC68A50MC68B50

MAXIMUM RATINGS
Characteristics
Supply Voltage
Input Voltage
Operatrng Temperature Range
MeOO .MCOOA .MCOOB
MC C. MeOOA C. MCOOB e
Storage Temperature Range

Symbol

Value

Unit

Vee

-0.3 to + 7.0

Vin

-0.3 to + 7.0

TA

TL to TH
0 to 70
-40 to +85

oc

Tstq

-55to+1

oc

Symbol

Value

Unit

This device contains circUitry to protect the

inputs against damage due to high static
voltages or electric fields; however. it is ad
vised that normal precautions be taken to
avoid application of any voltage higher than
maximum rated voltages
to this high
impedance circuit. Reliability of operation is
enhanced if unused inputs are tied to an ap
propriate logic voltage level !e.g., either Vss
or Vee!.

THERMAL CHARACTERISTICS
Characteristic
Thermal Resistance
Plasttc
Ceramtc
Cerdip

8JA

120

C/W

60
65

POWER CONSIDERATIONS
The average chip-junction temperature, T J, in C can be obtained from:
( 1)

TJ=TA+(Po8JAl
Where:
TA Ambient Temperature, oc
8JAPackage Thermal Resistance, Junction-to-Ambient, C/W

Po PiNT+ PPORT
PiNTIcc x Vee. Watts - Chip Internal Power
PPORT Port Power Dissipation, Watts - User Determined
For most applications PPORT -c PiNT and can be neglected. PpQRT may become significant if the device is configured to
drive Darlington bases or sink LED loads.
An approximate relationship between Po and T J (if PPQRT is neglected) is:
Po=K+(TJ+273C)
(2)
Solving equat1ons 1 and 2 for K gives:
(3)
K = Po(T A+ 273Cl + 8JAPo2
Where K IS a constant pertaining to the part1cular part. K can be determined from equation 3 by measuring Po !at equilibrium)
for a known T A Using this value of K the values of Po and T J can be obtained by solving equations ( 1) and (2) iteratively for any
value ofT ADC ELECTRICAL CHARACTERISTICS IVee= 5.0 Vdc +
- 5%. Vss = 0, T A= TL to TH unless otherwtse noted I
Symbol

Min

Typ

Max

Unit

Input Htgh Voltage

VtH

Vss + 2.0

vee

Input Low Voltage

V1L

vss-03

Vss+O.B

l,n

1.0

25

p.A

ITSI

2.0

10

p.A

VOH

Vss+2.4
Vss+2.4

Chl.tra<::teristic

R/W, CSO, CS1, Cs-2", Enable

RS. Rx D. Rx C. CTS, DCD

Input Leakage Current

IV 1.n = 0 to 5.25 .VI
Three-State IOff State) Input Current
Vin = 0.4 to 2.4 VI

00-07

Output Htgh Voltage

IILoad= -205 p.A, Enable Pulse Width < 25 p.sl
IILoad= - 100 ,.A. Enable Pulse Wtdth< 25 tsl

00-07

Output Low Voltage IILoad= 1.6 mA. Enable Pulse Width< 25 p.sl
Output Leakage Current !Off State! IVoH = 2.4 VI

IRQ

lntPrnal Power Otsstpatron !Measured at T A= TLI

Internal Input Capacrtance
IVrn=O, TA= 25C, f= 1 OMHzl
E. Tx CLK, Rx CLK. R/W, RS. Rx Data, CSO, CS1, CS2,
Output Capacitance
IV 1 n = 0, T A= 25C, f = 1.0 MHzl

L-----'----

VOL

Vss+0.4

ILOH

1.0

10

p.A

PiNT

300

525

mW

Cin

10
7.0

12.5
7.5

pF

10
5.0

Tx Data, RTS

DO-D7.

ffi. DCD

RTS, Tx Data

TAO

Cout

MOTOROLA Semiconductor Products Inc.

pF

MC6850MC68A50MC68850

SERIAL DATA TIMING CHARACTERISTICS

Symbol

Characteristic
16. + 64 Modes

Data Clock Pulse Width, Low

(See Figure 1)

Data Clock Pulse Width, High

(See Figure 2)

16.... 64 Modes
... 1 Mode

1 Mode

PWcL
PWcH

MC6850
Min Max

MC68A50
Min Max

450
650

450
650

0.8

500

1.0
750

600
900
600
900

MC68B50
Min Max

Unit

280
500
280
500

1.5
1CXXl

MHz
kHz

ns
ns

tTDD

600

540

460

ns

Rece1ve Data Setup T1me (See Figure 41

1 Mode

'ADS

250

100

30

ns

Receive Data Hold Time (See F1gure 51

... 1 Mode

tRDH

250

100

30

ns

tiR

1.2

0.9

0.7

JLS

Request-to-Send Delay T1me (See Figure 61

tATS

560

400

ns

tr. If

1.0

480

Input R1se and Fall T1mes (or 10% of the pulse width if smaller)

0.5

0 25

JLS

+ 16. + 64

Data Clock Frequency

Modes
Mode

+1

Data Clock-to-Data Delay for Transmitter (See Figure 3)

Interrupt Request Release T1me (See Figure 6)

FIGURE 1 - CLOCK PULSE WIDTH, LOW-STATE

PwcL--

C1k

Tx

or
Rx Clk

fc

FIGURE 2- CLOCK PULSE WIDTH, HIGH-STATE

Tx

Clk
or

Rx

Clk

FIGURE 4- RECEIVE DATA SETUP TIME

( + 1 Model

FIGURE 3- TRANSMIT DATA OUTPUT DELAY

Tx

Clk

''""'

I
tT

R x

Clock

oo

Tx Data

X+

FIGURE 5- RECEIVE DATA HOLD TIME

( + 1 Model

--- PWc H ----

tRos

\_

FIGURE 6 - REQUEST-TO-SEND DELAY AND

INTERRUPT-REQUEST RELEASE TIMES

Rx

Clk

Rx Data

I
-

Enabli:

k'RO"

RTS

1 ..

IRQ

-tRTS

X
t1R

Note: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage ol 2.0 volts, unless otherwise noted

MOTOROLA Semic0nductor Products Inc.

MC6850MC68A50MC68850

BUS TIMING CHARACTERISTICS !See Notes 1 and 2 and Ftgure 7l

ldent.
Characteristic
Number

Symbol

MC6860
Min Max

MC68A50
Min Max

MC68B50
Min Max

0.67

0.5

Cycle Time

Pulse Width, E Low

'eye
PWEL

1.0
430

Pulse Width, E High

PWEH

450

4
9

Clock Rise and Fall Time

tr. If

25

25

'AH

10
80

10

60
60

10

13
14
15

Address Hold Time

Address Setup Time Before E
Chip Select Setup Time Before E
Chip Select Hold Time

18

Read Data Hold Time

21

30

Write Data Hold Time

Output Data Delay Time

31

Input Data Setup Time

'AS
tcs

80
10

10

20

50.

10

IDDR
'Dsw

'cH
'DHR
IDHW

10

10

9500 280 9500 210 9500

9500 280 9500 220 9500

10

20
-

Unit
jlS

ns
ns
ns

40
40
10

ns
ns

ns

ns

50.

ns

ns

150
-

ns
ns

50.

20
10

20
10

290

180

165

80

60

The data bus output buffers are no longer sourcing or sinking current by tDHRmax (High Impedance!.

FIGURE 7 - BUS TIMING CHARACTERISTICS

---- <I}-----------------------------------E

R/W, Address---(Non-Muxedl

rr

--------

--------

---- ------------------------------------1-

----

----------------------------------

1. Voltage levels shown are VL:s0.4 V. VH 2.4 V. unless otherwise specified

2. Measurement points shown are 0.8 V and 2.0 V. unless otherwtse spectfied.

FIGURE 8 - BUS TIMING TEST LOADS

Load A
100-07. RTS.

Load B

Tx Datal

ORO Only)

sov

5.0

RL =2.5 kO

3 kO

MMDGl!.>O

Test PouH

or lquv

tOOpF

MM() 70QQ
or E:.qu1v

C lJO pF to DO 01
30 pF lor R"TS """ T' Dat.1

a 11.7 kH for 00-07

24 kfl for
and

RTs

Tx

Data

MOTOROLA Semiconductor Products Inc.

MC6850MC68A50MC68B50

FIGURE 9 - EXPANDED BLOCK DIAGRAM

Transmit Clock

Read/Write
Chip Select 0
Chip Select 1
Chip Select 2

4 -------------------1104

13

Transm1t

10

Data

Register

6 Transn11t Data

Register Select 11

24 CleartoSend
DO 22

Status
Register

D1 21
D2 20

7 Interrupt Request

D3 19
23 Data Carrier Detect

D4 18
D5 17

5 Request-to-Send

0616
Control
Hegster-

D7 15

Vee= Pin 12
Vss=Prn1

ReceiveCiock

Receive

Receive

Data

Shift

2 Recetve Data

3--------------

DEVICE OPERATION
At the bus mterface, the A CIA appears as two addressable
memory locations. Internally, there are four registers: two
read-only and two wnte-only registers. The read-only
registers are Status and Receive Data; the write-only
registers are Control and Transmit Data. The serial interface
cons1sts of serial input and output lines w1th independent
clocks. and three peripheral/modem control lines.
POWER ON/MASTER RESET
The master reset ICRO, CRll should be set during system
rnrtialization to insure the reset conditron and prepare tor pro
g:amm1ng the ACIA functional configuration when the com
munr:ations channel is required. During the first master
reset. the IRQ and RTS outputs are held at level 1 On all
other master resets, the RTS output can be programmed
hrgh :)r low w1th the IRQ output held high. Control bits CR5
and CR6 should also be programmed to define the state of
RTS whenever master reset rs utilized. The ACIA also con
tarns rnternal power-on reset !ogre to detect \he power line
turn-on transition and hold the chip in a reset state to pre
vent erroneous output transitions prior to initialization This
crrcuitry depends on clean power turn-on transitions The

power-on reset is released by means of the bus-programmed

master reset which must be applied prior to operating the
ACIA. After master resetting the ACIA. the programmabie
Control Register can be set for a number of options such as
variable clock divider ratios. variable word length, one or two
stop bits, parity Ieven, odd, or none). etc,
TRANSMIT
A typical transmitting sequence consrsts of readrng the
ACIA Status Register either as a result of an interrupt or rn
the ACIA's turn in a pollrng sequence. A character may be
written into the Transmit Data Register r 1 :he sratus read
operation has indicated that the Transmit Data Rr:grster is
empty. This character is transferred to a Shift Regrs:M where it
rs serialized and transmitted from the Transrrrt Data outp,Jt
preceded by a start bit and followed by one or two stop trrs.
Internal panty (odd or even) can be optronally added to fore
character and will occur between the I<Jst dolo bit and rt:e
frrst stop bit. After the first character is wntten in the Da,a
Register. the Status Regrster can be read agarn ro check for a
Transmrt Data Register Empty condition and currP.nt
peripheral status. If the regrster rs ernpty, another character
can be loaded for transmrssion even tt>ough the first
character is in the process of being transmit\8d !because of

MOTOROLA Semiconductor Products Inc.

MC6850MC68A50MC68B50

double buffering). The second character will be automatical

ly transferred into the Shift Register when the first character
transmission is completed. This sequence continues until all
the characters have been transmitted
RECEIVE
Data is received from a peripheral by means of the Rece1ve
Data input. A divide-by-one clock rat1o is prov1ded for an ex
ternally synchronized clock (to 1ts data) while the divide
by-16 and 64 ratios are provided for internal synchroniz:.H1on.
Bit ;ynchronization in the divide-by-16 and 64 modes is in
Itiated by the detection of 8 or 32 low samples on the receive
line in the div1de-by- 16 and 64 modes respectively. False start
b11 deletion capability insures that a full half bit of a start bit
has been received before the internal clock is synchronized
to the bit time. As a character is being received, parity (odd
or even) will be checked and the error indication will be
available in the Status Register along with framing error,
overrun error, and Receive Data Register full. In a typical
receiv1ng sequence, the Status Reg1ster is read to determme
if a character has been rece1ved from a peripheral. If the
Receiver Data Register is full, the character is placed on the
8-bit A CIA bus when a Read Data command is received from
the MPU. When parity has been selected for a 7-bit word (7
bits plus parity), the receiver strips the parity bit (07 = 0) so
that data alone is transferred to the MPU. This feature
reduces MPU programming. The Status Register can con
tinue to be read to determine when another character IS
available in the Receive Data RP-glster. The receiver is also
double buffered so that a character can be read from the
data register as another character is being rece1ved 1n the
shift register. The above sequence continues until all
characters have been received.

INPUT/OUTPUT FUNCTIONS
ACIA INTERFACE SIGNALS FOR MPU
The A CIA interfaces to the M6800 M PU w1th an 8-bit
bidirectional data bus, three chip select lines, a register select
line, an interrupt request line, read/wnte line, and enable
line. 1 hese s1gnals permit the MPU to have complete control
over the ACIA.
ACIA Bidirectional Data (00-07) - The bidirectional data
lines (DQ-07) allow for data transfer between the ACIA and
the MPU. The data bus output drivers are three-state devices
that remain in the high-impedance (off) state except when
the MPU performs an ACIA read operation.
ACIA Enable (E) - The Enable signal, E, is o high
impedance TTL-compatible input that enables the bus in
put/ output data buffers and clocks data to and from the
ACIA. This signal will normally be a derivative of the MC6800
.P2 Clock or MC6809 E clock.
Read/Write (R/W) - The Read/Write line is a high
Impedance input that is TTL compatible and is used to con
trol the direction of data flow through the ACIA's input/ out
put data bus interface. When Read/Write is high (MPU Read
cycle!, ACIA output drivers are turned on and a selected
reg1ster is read. When it is low, the ACIA output drivers are

turned off and the MPU w1ites into a selected register.

Therefore, the Read/Write signal is used to select read-only
or write-only registers with1n the ACIA.
Chip Select (CSO, CS1, CS2) - These three high
Impedance TTL-compatible input lines are used to address
the ACIA. The ACIA is selected when CSO and CS1 are high
and CS2 is low. Transfers of data to and from the ACIA are
then performed under the control of the Enable Signal,
Read/Write, and Register Select.
Register Select (RS) - The Register Select line is a h1gh
impedance input that is TTL compatible. A high level is used
to select the Transmit/Receive Data Registers and a low
!eve! the Control/Status Reg1sters. The ReadiWrite signal
line is used in conJunction with Register Select to select tile
1ead-only or write-only reg1ster in each register pair.
Interrupt Request (IRQ) - Interrupt Request is a TTL
compatible, open-drain (no internal pullupl, act1ve low out
put that is used to interrupt the MPU The IRQ output re
mains low as long as the cause of the interrupt is present and
the appropriate interrupt enable within the ACIA is set The
IRQ status bit, when high, indicates the IRQ output is 1n the
active state.
Interrupts result from conditions in both the transmitter
and receiver sections of the ACIA. The transmitter sect1on
causes an interrupt when the Transmitter Interrupt Enabled
condition is selected (CR5CR6l, and tt1e Transmit Data
Reg1ster Empty (TORE) status bit is high. The TORE status
bit indicates the current status of the Transmitter Data
Register except when inhibited by Clear-to-Send (CTSl be
ing high or the ACIA being maintained in the Reset condi
tion. The interrupt IS cleared by wntmg data mto the
Transmit Data Register. The interrupt is masked by disabling
the Transmitter Interrupt via CR5 or CR6 or by the loss of
CTS which inhibits the TORE status bit. The Receiver sec
tion causes an interrupt when the Receiver Interrupt Enable
is set and the Receive Data Register Full (RDRFl status bit is
high, an Overrun has occurred, or Data Carrier Detect (DCDl
has gone high. An interrupt resulting from the RDRF status
bit can be cleared by reading data or resetting the ACIA. In
terrupts caused by Overrun or loss of DCD are cleared by
reading the status register after the error condition has oc
curred and then reading the Receive Data Register or reset
ting the ACIA. The receiver interrupt is masked by resetting
the Receiver lnterrupEnable.
CLOCK INPUTS
Separate high-impedance TTL-compatible inputs are pro
vided for clocking of transmitted and received data. Clock
frequencies of 1, 16, or 64 times the data rate mav be
selected.
Transmit Clock (Tx CLK) - The Transmit Clock input is
used for the clocking of transmitted data. The transmitter in
Itiates data on the negative transition of the clock.
Receive Clock (Rx CLK) - The Receive Clock mput is
used for synchronization of received data. (In the "'" 1 mode,
the clock and data must be synchronized externally.) The
receiver samples the data on the positive transition of the
clock .

MOTOROLA Semiconductor Products Inc.

MC6850MC68A50MC68B50

SERIAL INPUT/OUTPUT LINES

Receive Data (Rx Datal - The Receive Data line is a high
impedance TTL-compatible input through which data is
received in a serial format. Synchronization with a clock for
detection of data is accomplished internally when clock rates
of 16 or 64 times the bit rate are used.

ACIA REGISTERS
The expanded block diagram for the ACIA indicates the in
ternal registers on the chip that are used for the status, con
trol, receiving, and transmitting of data. The content of each
of the registers is summarized in Table 1.

Transmit Data (Tx Data) - The Transmit Data output line

transfers serial data to a modem or other peripheral.

TRANSMIT DATA REGISTER (TORI

Data is written in the Transmit Data Register during the
negative transition of the enable (E) when the A CIA has been
addressed with RS high and R/W low. Writing data into the
register causes the Transmit Data Register Empty bit in the
Status Register to go low. Data can then be transmitted. If
the transmitter is idling and no character is being transmit
ted. then the transfer will take place within 1-bit time of the
trailing edge of the Write command. If a character is being
transmitted, the new data character will commence as soon
as the previous character is complete. The transfer of data
causes the Transmit Data Register Empty (TORE) bit to in
dicate empty.

PERIPHERAL/MODEM CONTROL
The ACIA includes several functions that permit limited
control of a peripheral or modem. The functions included are
Clear-to-Send, Request-to-Send and Data Carrier Detect.
Clear-to-Send (CTS)
This high-impedance TTLcompatible input provides automatic control of the transmit
ting end of a communications link via the modem Clear-to
Send active low output by inhibiting the Transmit Data
Register Empty tTDREl status bit.
Request-to-Send (RTSI - The Request-to-Send output
enables the MPU to control a peripheral or modem via the
data bus. The RTS output corresponds to the state of the
Control Register bits CR5 and CR6. When CR6 = 0 or both
CR5 and CR6 = 1, the RTS output is low (the active state).
This output can also be used for Data Terminal Ready (OTRl.
Data Carrier Detect (OCD) - This high-impedance TTL
compatible input provides automatic control, such as in the
receiving end of a communications link by means of a
modem Data Carrier Detect output. The DCD input inhibits
and initializes the receiver section of the ACIA when high. A
low-to-high transition of the Data Carrier Detect initiates an
interrupt to the MPU to indicate the occurrence of a loss of
carrier when the Receive Interrupt Enable bit is set. The
Rx CLK must be running for proper DCD operation.

RECEIVE DATA REGISTER IRDRI

Data is automatically transferred to the empty Receive
Data Register (RDRl from the receiver deserializer (a shift
register) upon receiving a complete character. This event
causes the Receive Data Register Full bit (RDRFl in the
status buffer to go high (full). Data may then be read
through the bus by addressing the ACIA and selecting the
Receive Data Register with RS and R/W high when the
ACIA is enabled. The non-destructive read cycle causes the
RDRF bit to be cleared to empty although the data is re
tained in the RDR. The status is maintained by RDRF as to
whether or not the data is current. When the Receive Data
Register is full, the automatic transfer of data from the
Receiver Shift Register to the Data Register is inhibited and
the RDR contents remain valid with its current status stored
in the Status Register.

TABLE 1 -DEFINITION OF ACIA REGISTER CONTENTS

Buffer Address
RS R/W
Transmit
Data
Register
IWrite Only)

Data
Bus
Line
Number

Data Bt

RS RIW

RS RlW

RS R/W

Control
Register

Register

Receive

Data
Register
IRead Only)
Oata81tO

IWrite Only)
Counter

01v1cie

Select 1 (CROl

Data Bt 1

Data Bit 1

Counter Div1de
Select 2 1CR 1)

Data Bit 2

Data Bt 2

Word Select 1

Status
IRead Only)
Recetve

Data Aegtster

Full (RDRF)

Transrnt Data Reg,ster

Empty tTOREl

Data Carrer Oetect

ICR2l

IOCOl
Clear to Send

Data Bt 3

Data B1t 3

Word Select 2

ICR3l

ICTSl

Data Bit 4

Data Btt 4

Word Select 3

Frarnmg Error

Oata Bl 5

Data 81\ 5

Transn111 Control 1

ICR5l

IOVRNI

Data Btt 6

Data 81t 6

Transmtt Control 2

Partty Error (PEl

Data Bt 7

Oata81t7'"'"

Receve Interrupt
E nahle l C A 7)

ICR4i

IF E I
R@cever Overrun

ICR6l

Leadtng btt

. ,__

LSB

Interrupt Request

iiROl

Btl 0

Data bit wtll IJe zero .n 7 btt jjlus panty modes

Data bit is ''don't care tn 7 btt plus panty rnoUes.

MOTOROLA Semiconductor Products Inc.

MC6850MC68A50MC68850

CONTROL REGISTER
The ACIA Control Register consists of eight bits of write
only buffer that are selected when RS and R/W are low. This
register controls the functton of the receiver, transmitter, in
terrupt enables, and
the
Request-to-Send peri
pheral/modem control output.
Counter Divide Select Bits (CRO and CR1l - The Counter
Divide Select Bits !CRO and CR1l determine the divide ratios
utilized in both the transmitter and receiver sections of the
ACIA. Additionally, these btts are used to provide a master
reset for the ACIA which clears the Status Register (except
for external conditions on CTS and DCD) and initializes both
the receiver and transrrutter. Master reset does not affect
other Control Register bits. Note that after power-on or a
power fail/ restart, these bits must be set high to reset the
ACIA. After resetting, the clock divide ratio may be selected
These counter select btts provide for the following clock
divide ratios:
CR1

CRO

Function

0
0

+1
+16

1
1

+64

Master Reset

Word Select Bits (CR2, CR3, and CR4l - The Word

Select bits are used to select word length, parity, and the
number of stop bits. The encoding format is as follows:
CR4

CR3

CR2

0
0
0
0
1

0
0

1
1

0
0
1

0
1
0

1
1

1
1

Function
7 B1ts + Even Parity+ 2 Stop Bits
7 B1ts +Odd Parity+ 2 Stop Bits
7 Bits+ Even Parity+ 1 Stop Bit
7 Bits+ Odd Parity+ 1 Stop Bit
8 B1ts + 2 Stop Bits
8 Bits+ 1 Stop Bit
8 Bits+ Even paritv+ 1 Stop Bit
8 Bits+ Odd Parity+ 1 Stop B1t

Word length, Parity Select, and Stop Bit changes are not
buffered and therefore become effective tmmediatelv.
Transmitter Control Bits (CR5 and CR6) - Two Transmit
ter Control btts provide for the control of the tnterrupt from
the Transmit Data Regtster Empty condition, the Request-to
Send (RTSl output, and the transmission of a Break level
!space) The following encoding format is used:

.-----

-r--

CR6

CR5

0
0

1
1

Function
RTS =!ow, Transmitting Interrupt D1sabled.
RTS 1 <N,, Transmitting lnterrupl Enabled.
ATS= f11qh. Transm;ttmg Interrupt D1sabled.
RTS =-low, Transm1ts a Break leve: on the
Transmit Data Output Transmitting Interrupt D1sabted.

Receive lnterPJpt Enable Bit (CR7l

The !ollowmg inter
rupts Will be enabled by a high level in btt positton 7 of the
Control Register (CR7': Receive Data Register Full, Overrun.
;:Jr a low to-hih transition ')n the Data Carrier Detect (DCDl
sigroall111e.

STATUS REGISTER
Information on the status of the ACIA is available to the
MPU by reading the ACIA Status Register. This read-only
register is selected when RS is low and R/W is high. Infor
mation stored in this register tndicates the status of the
Transmit Data Register, the Receive Data Register and error
logic, and the peripheral/modem status inputs of the ACIA.
Receive Data Register Full (RDRFl, Bit 0 - Receive Data
Regtster Full indicates that received data has been trans
ferred to the Receive Data Register. RDRF is cleared after an
MPU read of the Receive Data Register or by a master reset.
The cleared or empty state indicates that the contents of the
Receive Data Register are not current. Data Carrier Detect
being high also causes RDRF to indicate empty.
Transmit Data Register Empty (TORE), Bit 1 - The
Transmit Data Regtster Empty bit being set high tndtcates
that the Tran.smit Data Regtster contents have been trans
ferred and that new data may be entered. The low state in
dicates that the register is full and that transmission of a new
character has not begun since the last write data command.
Data Carrier Detect (DCD), Bit 2 - The Data Carrier
Detect bit will be high when the BCi:5 mput from a modem
has gone high to indicate that a carrier is not present. This bit
going high causes an Interrupt Request to be generated
when the Receive Interrupt Enable is set. It remains high
after the DCD input is returned low until cleared by first
reading the Status Register and then the Data Register or
until a master reset occurs. If the DCD tnput remains high
after read status and read data or master reset has occurred,
the interrupt is cleared, the DCD status bit remains htgh and
will follow the DCD input.
Clear-to-Send (CTS), Bit 3 - The Clear-to-Send bit in
dicates the state of the Clear-to-Send input from a modem.
A low CTS indicates that there is a Clear-to-Send from the
modem. In the high state, the Transmit Data Register Empty
bit is inhibited and the Clear-to-Send status bit will be high.
Master reset does not affect the Clear-to-Send status bit.
Framing Error (FE), Bit 4 - Framing error indicates that
the received character is improperly framed by a Start and a
stop bit and is detected by the absence of the first stop bit.
This error indicates a synchronization error. faulty transmis
Sion, or a break condition. The framing error flag is set or
reset during the receive data transfer time. Therefore, thts er
ror indicator is present throughout the time that the
associated character is available.
Receiver Overrun IOVRN). Bit 5 - Overrun ts an error flag
that indicates that one or more characters tn the data stream
were lost. That is. a character or a number of characters
were received but not read from the Receive Data Register
(RDRl prior to subsequent characters being received The
'-'verrun condttton begtns at the midpoint of the last bit of the
second character recetved in succession without a read of
the RDR havtng occurred The Overrun does not occur tn the
Status Register until the valid character prior to Overrun has

MOTOROLA Semiconductor Products Inc.

MC6850MC68A50MC68B50

been read. The RDRF bit remains set until the Overrun is
reset. Character synchronization is maintained during the
Overrun condition. The Overrun indication is reset after the
reading of data from the Receive Data Register or by a
Master Re;,.::t.
Parity Error IPE), Bit 6 - The parity error flag indicates
that the number of highs Iones) in the character does not
agree with the preselected odd or even parity. Odd parity is
defined to be when the total number of ones is odd. The
parity error indicatioP will be present as long as the data

character is in the RDR. If no parity is selected, then both the

transmitter parity generator output and the receiver partiy
check results are inhibited.
Interrupt Request ORO), Bit 7 - The IRQ b1t indicates the
state of the IRO output Any inier:upt condition with its ap
plicable enable will be indicated in this status b1t. Anytime
the IRQ output is low the IRQ b1t will be high to indicate the
Interrupt or service request status. IRQ IS cleared by a read
operation to the Receive Data Register or a write operation
to the Transmit Data Register.

PACKAGE DIMENSIONS

CASE 70&-02
IPLASTIC)

MILliMEHRS
INCHES
f-'D:_I_:_M+-'"'"'IN"--j--'M"-'A'-'X'--j---'M=IN
A

3 11 4 3 1 7. 7
!5'5.4.5" 99l+if-!'!H-'l-'l

8 ..!..4.. o70
-c-6
f
G
J

041

051

1.27

1.52

1.548SC
0.10
0.30

o i[t

0.050 0.-i'&lL
O.IOOBSC
0.008 0 012

NOTES
I. OIM T" TO CENTER Of
LEADS WHEN FORMED
PARALLEL.
2 LEADSIVITHINO.IJmm
10.005) RADIUS OF TRUE
POSITION AT SEATING
PLANE AT MAXIMUM
MATERIAL CONDITION.
IWHEN FORMED PARALLEL!

J,IMETE RS

IN_CH!l_

DIMI MIN lMAXTMN Tr.1A_X

-t-31_:JJ_I 3_2c.!3 f1 23i

-!JI 540 c <!L1. 0.155, 0.200

0

036 056-10014100211
1.01
I 52
0 040 0.060
0 100 BSC
1.54 BSC
1.65
1.03
o.065
0.1Q ! 0.38 O.QQB I 0 015

f
.G
H
J

filo

r< f92TT43 f-iJII510135

-

5 24

051

609

NOTES
I POSITIONAL TOLERANCE Of LEADS 101.
SHALL BE WIIHIN 0 15'<'m 100101 AT
MAXIMUM MATERIAL CONDITION IN
RELATION TO SEATING PLANE AND
EACH OTHER

2 DIMENSION L TO CENHR Of LEADS

WHEN fORMED PARALLEL

3 DIMENSION 8 DOES NOT INCLUDE MOLO

f ASH

; -

101

Motorola reserves the rtght to make changes to any products heretn to rmprove reltabtilty. functton 01 des1gn Motorola does not assume any llabillty artstng
out of the appltcatton or use of any product or C1rcu11 descubed heretn. neither does tf convey any llcense under tts patent ryhts nor the rghts of others

MOTOROLA Semiconductor Products Inc.