Scribd
Upload
249 views

74LS245 Octal Bus Transceiver

The SN54/74LS245 is an octal bus transceiver that allows for two-way asynchronous data communication between two data buses. The direction input controls whether data is transmitted from bus A to bus B or vice versa. The enable input can isolate the buses. It has hysteresis inputs for noise immunity and diodes that limit termination effects during high-speed operation.

Uploaded by

whynot05
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
249 views

74LS245 Octal Bus Transceiver

The SN54/74LS245 is an octal bus transceiver that allows for two-way asynchronous data communication between two data buses. The direction input controls whether data is transmitted from bus A to bus B or vice versa. The enable input can isolate the buses. It has hysteresis inputs for noise immunity and diodes that limit termination effects during high-speed operation.

Uploaded by

whynot05
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

SN54/74LS245

OCTAL BUS TRANSCEIVER


The SN54 / 74LS245 is an Octal Bus Transmitter/Receiver designed for
8-line asynchronous 2-way data communication between data buses.
Direction Input (DR) controls transmission of Data from bus A to bus B or bus
B to bus A depending upon its logic level. The Enable input (E) can be used
to isolate the buses.

OCTAL BUS TRANSCEIVER

Hysteresis Inputs to Improve Noise Immunity


2-Way Asynchronous Data Bus Communication
Input Diodes Limit High-Speed Termination Effects
ESD > 3500 Volts

LOW POWER SCHOTTKY

LOGIC AND CONNECTION DIAGRAMS DIP (TOP VIEW)


VCC

B1

B2

B3

B4

B5

B6

B7

B8

20

19

18

17

16

15

14

13

12

11

J SUFFIX
CERAMIC
CASE 732-03

20
1

10

DIR

A1

A2

A3

A4

A5

A6

A7

A8

GND

N SUFFIX
PLASTIC
CASE 738-03

20
1

DW SUFFIX
SOIC
CASE 751D-03

20

TRUTH TABLE

INPUTS
OUTPUT
E

DIR

L
L
H

L
H
X

Bus B Data to Bus A


Bus A Data to Bus B
Isolation

ORDERING INFORMATION
SN54LSXXXJ
Ceramic
SN74LSXXXN Plastic
SN74LSXXXDW SOIC

H = HIGH Voltage Level


L = LOW Voltage Level
X = Immaterial

GUARANTEED OPERATING RANGES


Symbol

Parameter

Min

Typ

Max

Unit

VCC

Supply Voltage

54
74

4.5
4.75

5.0
5.0

5.5
5.25

TA

Operating Ambient Temperature Range

54
74

55
0

25
25

125
70

IOH

Output Current High

54, 74

3.0

mA

54
74

12
15

mA

54
74

12
24

mA

IOL

Output Current Low

FAST AND LS TTL DATA


5-1

SN54/74LS245
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
S b l
Symbol
VIH

Input HIGH Voltage

VIL

Input LOW Voltage

VT+VT

Hysteresis

VIK

Input Clamp Diode Voltage

VOH

Output HIGH Voltage

VOL

Output LOW Voltage

IOZH
IOZL

IIH

Min

P
Parameter

Max

U i
Unit

2.0
54

0.7

74

0.8
0.2

0.4
0.65

54, 74

2.4

54, 74

2.0

1.5

3.4

T
Test
C
Conditions
di i

Guaranteed Input HIGH Voltage for


All Inputs

Guaranteed Input
p LOW Voltage
g for
All Inputs

VCC = MIN

VCC = MIN, IIN = 18 mA

VCC = MIN, IOH = 3.0 mA

VCC = MIN, IOH = MAX


VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table

54, 74

0.25

0.4

IOL = 12 mA

74

0.35

0.5

IOL = 24 mA

Output Off Current HIGH

20

VCC = MAX, VOUT = 2.7 V

Output Off Current LOW

200

VCC = MAX, VOUT = 0.4 V

A or B, DR or E

20

VCC = MAX, VIN = 2.7 V

DR or E

0.1

mA

VCC = MAX, VIN = 7.0 V

A or B

0.1

mA

VCC = MAX, VIN = 5.5 V

0.2

mA

VCC = MAX, VIN = 0.4 V

225

mA

VCC = MAX

mA

VCC = MAX

I
Input
HIGH Current
C

IIL

Input LOW Current

IOS

Output Short Circuit Current (Note 1)

ICC

Typ

40

Power Supply Current


Total, Output HIGH

70

Total, Output LOW

90

Total at HIGH Z

95

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (TA = 25C, VCC = 5.0 V, TRISE / TFALL 6.0 ns)


Limits
S b l
Symbol

P
Parameter

Min

Typ

Max

U i
Unit

tPLH
tPHL

Propagation Delay, Data to Output

8.0
8.0

12
12

ns

tPZH

Output Enable Time to HIGH Level

25

40

ns

tPZL

Output Enable Time to LOW Level

27

40

ns

tPLZ

Output Disable Time from LOW Level

15

25

ns

tPHZ

Output Disable Time from HIGH Level

15

25

ns

FAST AND LS TTL DATA


5-2

T
Test
C
Conditions
di i

CL = 45 pF,
RL = 667

CL = 5.0 p
pF,,
RL = 667

You might also like