Power Line Communication
Power Line Communication
Your Presenter:
Christian Borgert
Business Development Manager WW Solutions Marketing Communication End Equipments phone: +1 (214) 480-1430 e-mail: [email protected] Besides being monitored via Power Line Communication as an infant Christian looks into the Power Line Communications Market for Texas Instruments since 2007 observing trends and standards and trying to identify product fits or gaps in our portfolio.
010001110011101010010
Modulated signal
1.5
-0.5
-1
Indoor
After the residential counter Reserved for in-house communication and maintenance (midspeed) or internet access within the building
-1.5
0.5
Data signal
1 0.75 0.5
-0.5
-1
-1.5
0.25 0 -0.25 -0.5 -0.75 -1
Outdoor
Last mile access (from transformer to the house) Requires the authorization of energy supplier
The mains i.e. the power-line is used as the communication media. The carrier communicate the data by superimposing an analog signal over the standard 50 Hz AC current. Communication without any additional and expensive cables, wires or radio links!
Use of an existing media Ready to be used now No expensive deployment
On April the 19th, Intel announced that they will integrate PLC technology in their chipset (based on Homeplug standard). Hence CPL and WIFI will allow connectivity in any configuration (resp. wired / non-wired)
10
11
12
13
14
15
Initial Standards
(as identified April 28/29, 2009)
Standard AMI-SEC System Security Requirements ANSI C12.19/MC1219 BACnet ANSI ASHRAE 135-2008/ISO 16484-5 DNP3 IEC 60870-6 / TASE.2 IEC 61850 IEC 61968/61970 IEC 62351 Parts 1-8 IEEE C37.118 IEEE 1547 IEEE 1686-2007 NERC CIP 002-009 ..NIST Special Publication (SP) 800-53, NIST SP 80082 Open Automated Demand Response (Open ADR) OpenHAN ZigBee/HomePlug Smart Energy Profile Application Advanced metering infrastructure (AMI) and Smart Grid end-to-end security Revenue metering information model Building automation Substation and feeder device automation Inter-control center communications Substation automation and protection Application level energy management system interfaces Information security for power system control operations Phasor measurement unit (PMU)communications Physical and electrical interconnections between utility and distributed generation (DG) Security for intelligent electronic devices (IEDs) Cyber security standards for the bulk power system Cyber security standards and guidelines for federal information systems, including those for the bulk power system Price responsive and direct load control Home Area Network device communication, measurement, and control Home Area Network (HAN) Device Communications and Information Model
16
Energy suppliers
Consumers
Future
kH
12 5
14 0
95
12 5
Protocol free
CSMA
CENELEC: European Committee for Electrotechnical Standardization - Comit Europen de Normalisation Electrotechnique. www.cenelec.org CSMA = Carrier Sense Multiple Access. The devices connected to the main access to the communication line one after the other without rule.Any node can try to access during a silent slot.It is random access based so that the communication attempts are spread over time after a frame. CSMA steht fr: Carrier Sense Multiple Access
14 0
Protocol free
14 8.
5k H
kH
A 3 95 kHz
B
z
C
z
D
z
17
PRIME
OFDM
42-90 kHz
21-128 kbps
Concatenated code
EDF G3
OFDM
35-90 kHz
2.4-34 kbps
OFDM
2-30 MHz
3.8 Mbps
Only the mini-ROBO mode in Homeplug AV Turbo code (May change to concatenated code)
Can support very high data rates > Mbps Maximum data rate is low (compared to HPSE high band) Deployed in France for e-metering market. easy to implement, estimating 10-15 MIPS
DSP based implementation not possible, need dedicated h/w High band implementation mandatory for HomePlug compliance
OFDM
120-380 kHz
12-350kbps
Plan FSK
FSK
60-76 kHz
1.2-2.4kbps
None
HP C&C
DCSK
Block coding
IPR issues with Yitran Spectrally inefficient broad analog for low datarate
Well-established for lighting applications
Echelon
NRZBPSK
IPR issues
PRIME designed for low voltage lines with low noise targets higher data rates, less robustness G3 designed for medium voltage lines lower data rates, more robust compared to PRIME Homeplug Smart Energy still being standardized
Highband is mandatory, based on Homeplug AV Lowband mode is optional, similar to Homeplug AV but with smaller bandwidth
18
Smart Energy 2.0 Stack, Profiles and Standard Ethernet IP HomePlug Common API
P1901 / Homeplug AV
MRD approved - Q2 2009, Specifications target Q4 2009 Homeplug SE high band is mandatory, interoperates with Homeplug AV and P1901 Homeplug SE low band optional, enables low power operation
19
20
Applications
Wind Energy
Solar Energy
Motor Control
Lighting
21
Outdoor/Industrial Applications:
Street Lighting Control Remote Data Collection from Electricity Meter Remote Power Station Monitoring
Street Lighting
Automotive
Automotive
22
23
X-10
Implemented
DS2
24
Outdoor
Urban facilities:
Lighting/streetlighting and ballast system Traffic light
Industrial:
Solar field Drives..
25
26
Memory
FeRAM
FR Replace Flash & SRAM Ultra Low Power Faster writes than Flash Smaller size than SRAM Good fit with MSP430
Complementary Analog
Low-Power RF
CC RF SoC Transceiver 433 to 2500 Mhz Flash for SoC Appropriate peripherals Mesh-RF Zigbee, WM-Bus Measurement PLC Metering Saving Power
ARM 32-bit
Stellaris M3 Industry Std Low Power < 100 MHz Flash 64KB to 256kB
USB (H/D/OTG), ENET(PHY, 1588), ADC, PWM, QVGA
32-bit Real-time
C2000 Power Line Communication Protocol Stack & Modem Embedded Flash f. upgrade Appropriate peripherals
Analog
OPA, THS, ADC Amp, LD, PGA ADC, DAC Full range Various Technologies
Saving Power
TPS, UCC AC/DC, DC/DC, LDO Full range Ultra Low-Power High Efficiency
27
TI-PLC Solution
Receive and Transmit stage
28
Microcontroller
The signal converts to a digital form for processing at the PiccoloTM microcontroller which comes in 2 variants:
TMS320F28023, F28027
Piccolo A group of devices support BPSK or SFSK or OFDM modulation schemes
TMS320F28033, F28035
Piccolo B group of devices support BPSK, SFSK, OFDM schemes on the same device (Samples available)
Features:
- High Performance CPU - upto 60 MHz performance - single cycle 32 bit MAC - fast interrupt response and minimal latency
29
Control Law Accelerator - 32-bit floating point math accelerator that operates independent of the CPU - Frees main CPU to handle I/O and feedback loop metrics - Hence 5x increased performance for common control loop applications Intelligent architecture and peripherals - 150-picosecond resolution on PWM frequency and duty cycle - High-accuracy on-chip oscillators (10MHz) - 12-bit ratio-metric ADC with individual channel triggers - Two analog comparators with 10-bit reference - Single 3.3V supply with BOR/POR supervision - Serial communication interfaces - Up to 22 general purpose I/Os Single Chip programmable and flexible Solution that supports the PHY, MAC and Application Layers
30
Output Stage:
Processed signals directly communicate with outside systems via Piccolos serial interfaces: CAN, I2C, LIN, SPI, SCI Isolation ISO7221 Dual Channel Digital Isolator
ISO7241 Quad Channel Digital Isolator with 4kV ESD protection/ isolation
Interfaces
Wireless Interface - 2.4GHz - Sub 1 GHz - ZigBee Wired Interface - RS232 - RS485 - I2C - CAN
31
Power Management
Isolated AC/DC Power Supply
PWM Power supply Controller, Voltage reference, Power factor correction ICs
System Power
Wide input range non-synchronous buck DC/DC Controller, Single channel LDO
Status LEDs
3 or 4 LEDs to blink for Power, Ports I/O or Receive/Transmit, Activity and/or Fault, Customer defined function (as necessary)
32
Solutions based on a single PLC stack (s/w) and module (h/w) with enough resources to support application/network layers. To any of the new and evolving standards
New terminals may need to be added to existing network or existing solutions may need to be replaced. Integration and Single Chip solution
33
Conclusions
TI is investing in PLC solution for metering market Broad portfolio of Analog and Digital components enabling smart and flexible PLC communication TI works closely with associations involved in current industry standardization to develop and promote PLC solutions
34
Questions?
35
36
37
38
Allows designers to evaluate Piccolo MCUs quickly, easily and for only $39
Kit Includes:
PiccoloTM controlSTICK USB evaluation tool USB extension cable Jumpers and patch cords necessary for example projects Full version of Code Composer Studio with 32kB code size limit Example projects showcasing Piccolo MCU features Full hardware documentation, including bill of materials, schematics and Gerber files
39
Kit Includes:
PiccoloTM controlCARD Docking station with onboard USB JTAG emulation Access to all controlCARD pins and prototyping area Full version of Code Composer Studio with 32kB code size limit Full hardware documentation, including bill of materials, schematics and Gerber files controlCARD also sold separately ($49)
Access to all Piccolo functional device pins Prototyping area to get started developing quickly and easily
40
40
Piccolo -- Real-time control in an MCU package & price Leading 32-bit performance for real-time control
High-performance C28x CPU Intelligent peripherals fined tuned for control applications Control Law Accelerator
Same high-perf core, throttled performance, same efficiency, code compatible, math algorithms (Alex will provide benchmarks for the core and core + CLA) PWM ease of use example (ADC, Sampling and conversion time, PWM, duty cycle and period) CPU benchmarks for control/math algorithms
41
F28xTM 32-bit MCU PLC Modem solution SW flexible implementation - application integration
TMS320F28xTM HV cap coupling transformer Line Driver PWM out 12bit ADC surge protector power-line Receive Filter
Ready and flexible for future standards: Resources left for evolving, more demanding modulation schemes. New code = new standard with the same hardware! Additional functions can be implemented in same processor: PFC, solar, lighting, power monitoring, inverters, motor control,
42
one-phase smart e-meter metrology PLC communication Zigbee possible other functions (field bus/Euridis)
43
PWM
AC blocking cap
OPA353
Receive filter
OPA561
Entire PLC/Ballast system uses just 3 ICs: DSP, line driver and low noise amplifier!
The diagram shows a C2x based PL-modem with PFC and inverters which control lamps this all is done with only one DSP!
44
PFC Rectifier
boost control
Inverter
Output Filter
ADC
User interface
PWM
Vcc 1.8V
TMS320F2808 MCU
SPI
power power
Vio
3.3V
Coupling Transformer
PGA112
ADC
TMS320F2808 MCU
Vio
OPA354 AFE
PWM
PLC MCU
45
46
F283xx/F282xx
150 MIPS/300 MFLOPS 196-512 KB Flash Floating Point Unit 32-bit XINT From $12.25
Performance
Development
F281x
8 Devices F281x
10 Devices LF/C240xA
60-100 MIPS 32-256 KB Flash 40 MIPS 150ps PWM 16-64 KB Flash From $3.25 10-bit ADC From $2
F280xx
C24xTM
12 Devices F280xx
Piccolo
C2000 has been the leading performance in the real-time control space. Now the Piccolo famliy helps us address a gap in the portfolio specifically targeting the cost sensitive real-time control applications. We are significantly investing in the area with the addition of over 30+ devices with future additions planned.
47
Performance
F2802x
64kB Flash 60MHz 64kB Flash 40MHz 32kB Flash 40MHz 32kB Flash 60MHz
38-pin
48-pin
48
TMS320F2803x
Memory
Power & Clocking Dual OSC 3.3 V Supply (On-chip 1.9V) 10MHz Brown Out Power on Reset Reset
Peripheral Bus
Peripherals
Serial Interfaces
SPI x2 CAN LIN SCI I2C
Analog Modules
12-bit, 13-/16-ch Up to 4MSPS Comparators Up to 3x
Timer Modules
ePWM x12 (5x HR PWM) QEP Up to 1x eCAP x1
49
Single or Dual Supply: 3.5V(7V) to 13V(26V) Large Output Swing: 22Vpp@ 1.5A (24V supply) Thermal and over-current warning Adjustable current limit Output Enable/Disable Control 20V/s slew rate
V+ opa 2 IN6 V+ V+ dig Iflag pwr 17,18 7 8 OPA564 IN+ 5 1 10 11 20 4 + 13,14 Vpwr Iset E/D 9 3 15, 16 Tflag
Enables design flexibility Desirable for demanding applications Protects in over-temp and over-current conditions Provides accurate, user selected, current limit Saves power and protects the load Allows 230kHz full-power bandwidth and excellent linearity
Vo
V- opa
50
Analog Front End - Reception Tx - PGA112 Programmable Gain Amplifier RRIO, Single Supply, Single Ended, PGA w/2 ch Mux
Zero Drift and RRIO Binary gain : 1, 2, 4, 8, 16, 32, 64, 128 4 internal calibration channels Software shutdown (Iq < 4A) AVDD and DVDD supply in 2.2V to 5.5V range VCLAMP pin to clamp output Low noise, low Ib, low offset, low Iq Extended -40C to +125C Temp Range 10-MSOP Package w/ SPI interface
F28xx
supply apps Allows for optimum A/D range matching for a wide variety of input signal amplitudes Allows easy system calibration for gain and offset Ideal for power sensitive applications Perfect for mixed voltage systems Prevents downstream latchup in mixed voltage systems
51
Development vectors
OFDM Gen I
PLC Production Code Up to 76.8kbps OFDM PHY Also supports S-FSK A band Integrated MAC layer Compatible with EN 500065, IEC 61000-3 Cenelec A band SFSK/OFDM F2808 Now A and B band F2808 SFSK/OFDM September 09 Piccolo migration 4Q09
Industrial PLC PLC Production Code Scalable OFDM Multi-band: A, B, C AFE optimization API interfaces to application Support from Piccolo to Delfino
2Q09
4Q09
2010
52
Available Now
http://focus.ti.com/docs/toolsw/folders/print/tmdsplckit-v1.html
Robust Narrowband communication over lowvoltage power line OFDM and S-FSK Data rates up to 76.8 kbps for one phase Phase selection provided Encapsulated libraries solution with interface to host controller (I2C, SPI, SCI) Compatible to standards EN50065 (Cenelec), IEC 61000-3 Operating frequency range 24-94.5kHz (Cenelec A band) B band support under development Easy integration into end-point or network devices of AMR/AMI systems Easy integration in industrial application (lighting, solar..) NRE and Royalties FREE
53
PLC-DK highlight
54
55
HV cap
Line Driver
TAS5103
PGA112
surge protector
Receive Filter Revision 1 based on F2808 Piccolo Migration planned for 4Q09 AFE optimization planned for September 09
power-line
Prototype Phase
Experience and demo on the PLC-DK Interface with application
Interfaces available for host controller using serial port (I2C, SPI, SCI) Option 1: Plug PLC SoM in application (interface definition provided) Option 2: Merge SoM in application (schematic and Gerger File Available)
Production Phase
Order specificTMS320F28xPLC device from TI: contact TI representative
56
TMS320F280x
users code
Coupling Transformer
PWM
Analog Frontend schematics available
AFE
Analog Frontend
ADC
TI code
57
The PLC transmitter uses one hardware Event Manager in the TMS3230C28xx to generate a transmit clock running in continuous up/down counting mode. The transmit clock value depends on the bit to transfer: the Space frequency 74 kHz (2.5 MHz / 33.783) the Mark frequency 63.3 kHz (2.5 MHz/39.494) The PWM period registers (TBPRD) are setup so that they run at the space/mark transmit frequency. This clock is fed to two full-compare units. One compare unit is set to generate an output with 33.3% duty cycle, the other is set for 66.6% duty cycle. The outputs of the two compare units are summed together by the analog circuitry on the power line driver amplifier. By adding these two signals together and then filtering the sum at the transmit line driver, a mark or space sine wave carrier signal is produced. Use another PWM channel to transmit in phase opposite. Its enhances the receiver sensitivity.
TMS320F2801
0
surge protector
PWM configured to transmit Fs or Fm For a smoother transmit signal, 2 onchip PWM outputs are summed by the analog circuit (optional) Signal filtered and amplified by OPA561 line driver
0.5
2.5
58
The ADC samples the filtered signal at 60.9kHz. This "down samples" the signal to a 1.2kHz waveform. Each sample filtered with a FIR to demodulate autocorrelation.
The AGC (Automatic Gain Control) that is implemented on TI demo, can be removed and replaced by sampling a second channel with and external fixed gain. Then the energy on both path (non amplified and amplified) is compared and the most adequate channel is kept for signal detection.
TMS320F2801
surge protector
The received signal is amplified and bandpass filtered with an OPA353 based circuit
59
60
Depending on the modulation scheme and coding options the following calculations may be presented for one phase:
DBPSK FEC Information bits per subcarrier Information bits per symbol Raw data rate (with REF symbol in each window), kbps Raw data rate (no REF symbol in each window), kbps
1/2 -
DQPSK
1/2 -
D8PSK
1/2 -
D16PSK
1/2 -
1 48 14,4 19,2
1 48 14,4 19,2
2 96 28,8 38,4
2 96 28,8 38,4
60
61
Conclusions
New PLC modem kit available
Additional development in the pipe for metering and industrial
Broad portfolio of Analog and Digital components enabling smart and flexible PLC communication Broad portfolio of Analog and Digital components enabling Smart and Flexible Solutions: Power Line Communication RF Metrology Application processor Analog
62