18 CIRCUIT DIAGRAM

MODEL GRAPH

f1

FIG.9.2

f2

f (Hz)

TAB.1.1: FREQUENCY RESPONSE OF FIXED BIAS AMPLIFIER Keep the input voltage constant (Vin) = Frequency (in Hz) Output Voltage (in volts) Gain = 20 log (Vo / Vin) (in dB)

18 1. FIXED BIAS AMPLIFIER CIRCUIT 1.1. AIM: To construct a fixed bias amplifier circuit and to plot the frequency response characteristics. 1.2APPARATUS REQUIRED: S.No. 1. 2. 3. 4. 5. 6. 7. Name Transistor Resistor Regulated power supply Signal Generator CRO Spread Board Capacitor Range BC107 10 k,100 k,680 (0-30)V (0-3)MHz 30 MHz 47F Quantity 1 1,1,1 1 1 1 1 2

1.3. FORMULA: a) R2 / (R1+R2) = voltage at which Class A, Class B or Class C operation takes place b) hfe = Ic / Ib 1.4. THEORY: In order to operate the transistor in the desired region, we have to apply an external dc voltage of correct polarity and magnitude to the two junctions of the transistor. This is called biasing of the transistor. When we bias a transistor, we establish a certain current and voltage conditions for the transistor. These conditions are called operating conditions or dc operating point or quiescent point. This point must be stable for proper operation of transistor. An important and common type of biasing is called Fixed Biasing. The circuit is very simple and uses only few components. But the circuit does not check the collector current which increases with the rise in temperature.

1.5. PROCEDURE 1. Connections are made as per the circuit diagram.

18 2. The waveforms at the input and output are observed for Class A, Class B and Class C operations by varying the input voltages. 3. The biasing resistances needed to locate the Q-point are determined. 4. Set the input voltage as 1V and by varying the frequency, note the output voltage. 5. Calculate gain=20 log (Vo / Vin) 6. A graph is plotted between frequency and gain. 1.6. CALCULATIONS: a) To determine the value of bias resistance R2 / (R1+ R2)

b)

hfe = IC/IB 1.7. RESULT: Thus, the Fixed bias amplifier was constructed and the frequency response curve is plotted

18

FIG.5.1

MODEL GRAPH

f1

FIG..2

f2

f (Hz)

TAB 2.1: Keep the input voltage constant, Vin = Frequency (in Hz) Output Voltage (in volts) Gain= 20 log(Vo/Vin) (in dB)

2. BJT AMPLIFIER USING VOLTAGE DIVIDER BIAS

18

2.1. AIM: To constant a voltage divider bias amplifier and measure input resistance and gain and also to plot the dc collector current as a function of collector resistance. 2.2. APPARATUS REQUIRED: S.No. 1. 2. 3. 4. 5. 6. 7. 2.3. FORMULA: a) Rin = * Re b) Gain = * Re/Rin 2.4. THEORY: This type of biasing is otherwise called Emitter Biasing. The necessary biasing is provided using 3 resistors: R1, R2 and Re. The resistors R1 and R2 act as a potential divider and give a fixed voltage to the base. If the collector current increases due to change in temperature or change in , the emitter current I e also increases and the voltage drop across Re increases, reducing the voltage difference between the base and the emitter. Due to reduction in Vbe, base current Ib and hence collector current Ic also reduces. This reduction in Vbe, base current Ib and hence collector current Ic also reduces. This reduction in the collector current compensates for the original change in Ic. The stability factor S= (1+) * ((1/ (1+)). To have better stability, we must keep Rb/Re as small as possible. Hence the value of R1 R2 must be small. If the ratio R b/Re is kept fixed, S increases with . Name Transistor Resistor Capacitor Function Generator CRO Regulated power supply Bread Board Range BC 107 56k,12k,2.2k,470 0.1F, 47F (0-3)MHz 30MHz (0-30)V Quantity 1 1,1,1,1 2, 1 1 1 1 1

2.5. PROCEDURE:

18 1. Connections are given as per the circuit diagram. 2. Measure the input resistance as Rin=Vin/Iin (with output open) and gain by plotting the frequency response. 3. Compare the theoretical values with the practical values. 4. Plot the dc collector current as a function of the collector resistance (ie) plot of Vcc and Ic for various values of Re. 2.6. RESULT: Thus the voltage divider bias amplifier was constructed and input resistance and gain were determined.

CIRCUIT DIAGRAM

18

MODEL GRAPH

f1

FIG..2

f2

f (Hz)

TAB 3.1: Keep the input voltage constant, Vin =

18

Frequency (in Hz)

Output Voltage (in volts)

Gain= 20 log(Vo/Vin) (in dB)

3. COMMON COLLECTOR AMPLIFIER

18 3.1 AIM: To construct a common collector amplifier circuit and to plot the frequency response characteristics. 3.2. APPARATUS REQUIRED: S.No. 1. 2. 3. 4. 5. 6. 7. 3.3 THEORY: The d.c biasing in common collector is provided by R1, R2 and RE .The load resistance is capacitor coupled to the emitter terminal of the transistor. When a signal is applied to the base of the transistor ,VB is increased and decreased as the signal goes positive and negative, respectively. Considering VBE is constant the variation in the VB appears at the emitter and emitter voltage VE will vary same as base voltage VB . Since the emitter is output terminal, it can be noted that the output voltage from a common collector circuit is the same as its input voltage. Hence the common collector circuit is also known as an emitter follower. 3.5 PROCEDURE: 1. Connect the circuit as per the circuit diagram. 2. Set Vi =50 mv, using the signal generator. 3. Keeping the input voltage constant, vary the frequency from 0 Hz to 1M Hz in regular steps and note down the corresponding output voltage. 4. Plot the graph; Gain (dB) vs Frequency(Hz). Name Transistor Resistor Capacitor Function Generator CRO Regulated power supply Bread Board Range BC 107 15k,10k,680,6k 0.1F, 47F (0-3)MHz 30MHz (0-30)V Quantity 1 1,1,1,1 2, 1 1 1 1 1

REVIEW QUESTIONS:

18 1. Why the common collector amplifier is also called as an emiteer follower?

2.What is the need for coupling capacitors?

3.What will be the input &output impedance of common collector amplifier?

4.Write some applications of common collector amplifier?

5.What is the current amplification factor of common collector amplifier?

3.6. RESULT: Thus, the Common collector amplifier was constructed and the frequency response curve is plotted.

CIRCUIT DIAGRAM

18

MODEL GRAPH

f1

FIG..2

f2

f (Hz)

TAB 4.1:

18 Keep the input voltage constant, Vin = Frequency (in Hz) Output Voltage (in volts) Gain= 20 log(Vo/Vin) (in dB)

4. DARLINGTON AMPLIFIER USING BJT 4.1 AIM:

18 To construct a Darlington current amplifier circuit and to plot the frequency response characteristics. 4.2. APPARATUS REQUIRED: S.No. 1. 2. 3. 4. 5. 6. 7. THEORY: In Darlington connection of transistors, emitter of the first transistor is directly connected to the base of the second transistor .Because of direct coupling dc output current of the first stage is (1+hfe )Ib1.If Darlington connection for n transitor is considered, then due to direct coupling the dc output current foe last stage is (1+hfe ) n times Ib1 .Due to very large amplification factor even two stage Darlington connection has large output current and output stage may have to be a power stage. As the power amplifiers are not used in the amplifier circuits it is not possible to use more than two transistors in the Darlington connection. In Darlington transistor connection, the leakage current of the first transistor is amplified by the second transistor and overall leakage current may be high, Which is not desired. 4.4 PROCEDURE: 1. Connect the circuit as per the circuit diagram. 2. Set Vi =50 mv, using the signal generator. 3. Keeping the input voltage constant, vary the frequency from 0 Hz to 1M Hz in regular steps and note down the corresponding output voltage. 4. Plot the graph; Gain (dB) vs Frequency(Hz). 5. Calculate the bandwidth from the graph. Name Transistor Resistor Capacitor Function Generator CRO Regulated power supply Bread Board Range BC 107 15k,10k,680,6k 0.1F, 47F (0-3)MHz 30MHz (0-30)V Quantity 1 1,1,1,1 2, 1 1 1 1 1

REVIEW QUESTIONS: 1. What is meant by darlington pair.

18

2.How many transistors are used to construct a darlington amplifier circuit?

3.What is the advantage of Darlington amplifier circuit?

4.Write some applications of Darlington amplifier ?

4.5. RESULT: Thus, the Darlington current amplifier was constructed and the frequency response curve is plotted.

18

FIG.13.1 MODEL GRAPH

f1

f2

f (Hz)

FIG.13.2 TAB.5.1. Keep the input voltage constant (Vin) = Frequency (in Hz) Output Voltage (in volts) Gain = 20 log (Vo / Vin) (in dB)

18 5. SOURCE FOLLOWER BOOTSTRAPPED GATE RESISTANCE 5.1. AIM: To construct a source follower bootstrapped gate resistance amplifier circuit and to plot the frequency response characteristics. 5.2. APPARATUS REQUIRED: S.No. 1. 2. 3. 4. 5. 6. 7. 5.3. THEORY: Source follower is similar to the emitter follower( the output source voltage follow the gate input voltage),the circuit has a voltage gain of less than unity, no phase reversal, high input impedance, low output impedance. Here the Bootstrapping is used to increase the input resistance by connecting a resistance in between gate and source terminals. The resister RA is required to develop the necessary bias for the gate. 5.4. PROCEDURE: 1. Connections are made as per the circuit diagram. 2. The waveforms at the input and output are observed for cascode operations by varying the input frequency. 3. The biasing resistances needed to locate the Q-point are determined. 4. Set the input voltage as 1V and by varying the frequency, note the output voltage. 5. Calculate gain=20 log (Vo / Vin.) 6. A graph is plotted between frequency and gain. RESULT: Thus, the Source follower with Bootstrapped gate resistance was constructed and the gain was determined. Name Transistor Resistor Regulated power supply Signal Generator CRO Bread Board Capacitor Range BC107 1k,11 k,1M k (0-30)V (0-3)MHz 30 MHz 0.01F Quantity 2 1,1,1 1 1 1 1 2

18

REVIEW QUESTIONS: 1. What is meant by source follower?

2. What is meant by Bootstrapping?

3. How the above circuit provide a good impedance matching?

4. What is the advantage of bootstrapping method?

DIFFERENTIAL AMPLIFIER USING BJT CIRCUIT DIAGRAM

18

OBSERVATION VIN =VO =AC = VO / VIN FORMULA: Common mode Gain (Ac) = VO / VIN Differential mode Gain (Ad) = V0 / VIN Where VIN = V1 V2 Common Mode Rejection Ratio (CMRR) = Ad/Ac Where, Ad is the differential mode gain Ac is the common mode gain. THEORY: The differential amplifier is a basic stage of an integrated operational amplifier. It is used to amplify the difference between 2 signals. It has excellent stability, high versatility and immunity to noise. In a practical differential amplifier, the output depends not only upon the difference of the 2 signals but also depends upon the common mode signal. Transistor Q1 and Q2 have matched characteristics. The values of RC1 and RC2 are equal. Re1 and Re2 are also equal and this differential amplifier is called emitter coupled differential amplifier. The output is taken between the two output terminals.

18

AIM: To construct a differential amplifier using BJT and to determine the dc collector current of individual transistors and also to calculate the CMRR. 6.2. APPARATUS REQUIRED: S.No. 1. 2. 3. 4. 5. 6. Name Transistor Resistor Regulated power supply Function Generator CRO Bread Board OBSERVATION VIN = V1 V2 V0 = Ad = V0/ VIN For the differential mode operation the input is taken from two different sources and the common mode operation the applied signals are taken from the same source Range BC107 4.7k, 10k (0-30)V (0-3) MHz 30 MHz Quantity 2 2,1 1 2 1 1

18 Common Mode Rejection Ratio (CMRR) is an important parameter of the differential amplifier. CMRR is defined as the ratio of the differential mode gain, A d to the common mode gain, Ac. CMRR = Ad / Ac In ideal cases, the value of CMRR is very high.

6.5. PROCEDURE: 1. Connections are given as per the circuit diagram. 2. To determine the common mode gain, we set input signal with voltage

Vin=2V
and determine Vo at the collector terminals. Calculate common mode gain,

Ac=Vo/Vin.
3. To determine the differential mode gain, we set input signals with voltages V1 and V2. Compute Vin=V1-V2 and find Vo at the collector terminals. Calculate differential mode gain, Ad=Vo/Vin. 4. Calculate the CMRR=Ad/Ac. 5. Measure the dc collector current for the individual transistors. RESULT: Thus, the Differential amplifier was constructed and dc collector current for the individual transistors is determined. The CMRR is calculated as

18

REVIEW QUESTIONS 1. What is a differential amplifier?

2. What is common mode and differential mode inputs in a differential amplifier?

3. Define CMRR.

4. What is common mode signal?

5. Write some applications of Differential amplifier. 6.6.

CIRCUIT DIAGRAM

18

TAB 2.1: Keep the input voltage constant, Vin = Frequency (in Hz) Output Voltage (in volts) Gain= 20 log(Vo/Vin) (in dB)

7. CLASS - A POWER AMPLIFIER 7.1. AIM:

18 To construct a Class A power amplifier and observe the waveform and to compute maximum output power and efficiency. 7.2. APPARATUS REQUIRED: S.No. 1. 2. 3. 4. 5. 6. 7. 7.3. FORMULA Maximum power transfer =Po,max=Vo2/RL Effeciency, = Po,max/Pc 7.4. THEORY: The power amplifier is said to be Class A amplifier if the Q point and the input signal are selected such that the output signal is obtained for a full input signal cycle. For all values of input signal, the transistor remains in the active region and never enters into cut-off or saturation region. When an a.c signal is applied, the collector voltage varies sinusoidally hence the collector current also varies sinusoidally.The collector current flows for 3600 (full cycle) of the input signal. i e the angle of the collector current flow is 3600 . 7.5 PROCEDURE: 1. Connect the circuit as per the circuit diagram. 2. Set Vi =50 mv, using the signal generator. 3. Keeping the input voltage constant, vary the frequency from 10 Hz to 1M Hz in regular steps and note down the corresponding output voltage. 4. Plot the graph; Gain (dB) vs Frequency(Hz). RESULT: Thus the Class A power amplifier was constructed. The following parameters were calculated: a) Maximum output power= ` Efficiency= Name Transistor Resistor Capacitor Signal Generator CRO Regulated power supply Bread Board Range CL100, BC558 47k,33,220, 47 F (0-3)MHz 30MHz (0-30)V Quantity 1,1 2,1 2 1 1 1 1

REVIEW QUESTIONS:

18 1. What is meant by Power Amplifier

2. What is the maximum efficiency in class A amplifier.

3. What are the disadvantages of Class A amplifier.

4. Write some applications of Power amplifier.

5. What si the position of Q-point in Class A amplifier.

b) 7.6.

CIRCUIT DIAGRAM

18

PROCEDURE: 1. Connections are given as per the circuit diagram without diodes. 2. Observe the waveforms and note the amplitude and time period of the input signal and distorted waveforms. 3. Connections are made with diodes. 4. Observe the waveforms and note the amplitude and time period of the input signal and output signal. 5. Draw the waveforms for the readings. 6. Calculate the maximum output power and efficiency. Hence the nature of the output signal gets distorted and no longer remains the same as the input. This distortion is called cross-over distortion. Due to this distortion, each transistor conducts for less than half cycle rather than the complete half cycle. To overcome this distortion, we add 2 diodes to provide a fixed bias and eliminate cross-over distortion. 8.5. 8.6.RESULT: Thus the Class B complementary symmetry power amplifier was constructed to observe cross-over distortion and the circuit was modified to avoid the distortion. The following parameters were calculated: c) Maximum output power= Efficiency 8. CLASS B COMPLEMENTARY SYMMETRY POWER AMPLIFIER

18 8.1. AIM: To construct a Class B complementary symmetry power amplifier and observe the waveforms with and without cross-over distortion and to compute maximum output power and efficiency. 8.2. APPARATUS REQUIRED: S.No. 1. 2. 3. 4. 5. 6. 7. 8. 8.3. FORMULA: Name Transistor Resistor Capacitor Diode Signal Generator CRO Regulated power supply Bread Board Range CL100, BC558 4.7k,15k 100F IN4007 (0-3)MHz 30MHz (0-30)V Quantity 1,1 2,1 2 2 1 1 1 1

Input power, Pin=2VccIm/ Output power, Pout=VmIm/2 Power Gain or efficiency, =/4(Vm/Vcc) 100
8.4. THEORY: A power amplifier is said to be Class B amplifier if the Q-point and the input signal are selected such that the output signal is obtained only for one half cycle for a full input cycle. The Q-point is selected on the X-axis. Hence, the transistor remains in the active region only for the positive half of the input signal. There are two types of Class B power amplifiers: Push Pull amplifier and complementary symmetry amplifier. In the complementary symmetry amplifier, one n-p-n and another p-n-p transistor is used. The matched pair of transistor are used in the common collector configuration. In the positive half cycle of the input signal, the n-p-n transistor is driven into active region and starts conducting and in negative half cycle, the p-n-p transistor is driven into conduction. However there is a period between the crossing of the half cycles of the input signals, for which none of the transistor is active and output, is zero

CIRCUIT DIAGRAM

18

FIG.6.2 OBSERVATION OUTPUT SIGNAL AMPLITUDE TIME PERIOD CALCULATION POWER, PIN OUTPUT POWER, POUT EFFICIENCY, = 2VCC Im/ = VmIm/2 : :

= ( /4)( Vm/ VCC) x 100

MODEL GRAPH

18

FIG.6.3

CIRCUIT DIAGRAM:

18 WITHOUT FILTER:

FIG.13.1 WITH FILTER:

FIG.13.2

9. HALF WAVE RECTIFIER 9.1. AIM: To construct half wave rectifier and to draw their input and output

18 waveforms. 9.2. APPARATUS REQUIRED: S.No. 1. 2. 3. 4. 5. 6. Name Transformer Diode Resistor Capacitor CRO Bread Board Range 230 V / 6-0-(-6) IN4007 1 k 100F 30 MHz Quantity 1 1 1 1 1 1

9.3. FORMULA USED: Ripple Factor = Where Im is the peak current 9.4. THEORY: Half wave rectifier: A rectifier is a circuit, which uses one or more diodes to convert A.C voltage into D.C voltage. In this rectifier during the positive half cycle of the A.C input voltage, the diode is forward biased and conducts for all voltages greater than the offset voltage of the semiconductor material used. The voltage produced across the load resistor has same shape as that of the positive input half cycle of A.C input voltage. During the negative half cycle, the diode is reverse biased and it does not conduct. So there is no current flow or voltage drop across load resistor. The net result is that only the positive half cycle of the input voltage appears at the output. 9.5. PROCEDURE: 1. 2. 3. 4. Connect the circuit as per the circuit diagram. Apply a.c input using transformer. Measure the amplitude and time period for the input and output waveforms. Calculate ripple factor.

MODEL GRAPH:

18

FIG.13.5 TAB.9.1: HALF WAVE RECTIFIER: Without filter Input signal Amplitude(V) Time period With filter Output signal Amplitude(V) Time period

9.6. RESULT: Thus the half wave rectifier was constructed and its input and output waveforms are drawn. The ripple factor of capacitive filter is calculated as Ripple factor=

18 FULLWAVE RECTIFIER

FIG.8.1 FULLWAVE RECTIFIER WITH FILTER

FIG.8.2 10. FULL WAVE RECTIFIER 10.1. AIM: To construct a full wave rectifier and to measure dc voltage under load and to calculate the ripple factor.

18 10.2. APPARATUS REQUIRED: S.No. 1. 2. 3. 4. 5. 6. Name Transformer Diode Resistor Capacitor CRO Bread Board Range 230 V / 6-0-(-6) IN4007 1 k 100F 30 MHz Quantity 1 2 1 1 1 1

10.3. FORMULA Ripple Factor = [(Im/2) / (2*Im /)] 2-1 Where Im is the peak current 10.4. THEORY: The full wave rectifier conducts for both the positive and negative half cycles of the input ac supply. In order to rectify both the half cycles of the ac input, two diodes are used in this circuit. The diodes feed a common load RL with the help of a centre tapped transformer. The ac voltage is applied through a suitable power transformer with proper turns ratio. The rectifiers dc output is obtained across the load. The dc load current for the full wave rectifier is twice that of the half wave rectifier. The lowest ripple factor is twice that of the full wave rectifier. The efficiency of full wave rectification is twice that of half wave rectification. The ripple factor also for the full wave rectifier is less compared to the half wave rectifier. . PROCEDURE: 1. Connections are given as per the circuit diagram wiyhout filter. 2. Note the amplitude and time period of the input signal at the secondary winding of the transformer and rectified output. 3. Repeat the same steps with the filter and measure Vdc. 4. Calculate the ripple factor. 5. Draw the graph for voltage versus time.

MODEL GRAPH

18

RESULT: Thus, the full wave rectifier was constructed and the ripple factor was calculated as Ripple factor =

10.5REVIEW QUESTIONS:

18 1. What is meant by rectifier?

2. Write the operation of two diodes during the application of AC input signal

3. Which type of transformer used for the rectifier input?

4. Define ripple factor.

5. Write the efficiency of this rectifier.

10.6.

18

FIG.11.1 MODEL GRAPH

f1

FIG.11.2

f2

f (Hz)

TAB.11.1. FREQUENCY RESPONSE OF CASCODE AMPLIFIER Keep the input voltage constant (Vin) = Frequency (in Hz) Output Voltage (in volts) Gain = 20 log (Vo / Vin) (in dB)

11. CASCADE AMPLIFIER CIRCUIT

18

11.1. AIM: To construct a cascade amplifier circuit and to plot the frequency response characteristics. 11.2. APPARATUS REQUIRED: S.No. 1. 2. 3. 4. 5. 6. 7. Name Transistor Resistor Regulated power supply Signal Generator CRO Spread Board Capacitor Range BC107 10k,8 k,500 ,100 (0-30)V (0-3)MHz 30 MHz 0.01F Quantity 1 1,1,1,1 1 1 1 1 5

11.3. THEORY: A cascade amplifier has many of the same benefits as a cascode. A cascade is basically a differential amplifier with one input grounded and the side with the real input has no load. It can also be seen as a common collector (emitter follower) followed by a common base. By cascading a CE stage followed by an emitter-follower (CC) stage, a good voltage amplifier results. The CE input resistance is high and CC output resistance is low. The CC contributes no increase in voltage gain but provides a near voltage-source (low resistance) output so that the gain is nearly independent of load resistance. The high input resistance of the CE stage makes the input voltage nearly independent of input-source resistance. Multiple CE stages can be cascaded and CC stages inserted between them to reduce attenuation due to inter-stage loading.

REVIEW QUESTIONS

18 1. What is meant by Cascading?

2. What is the overall gain of the two stage cascaded amplifier?

3. What methods are used for cascading?

4. What is the disadvantage of direct coupled cascade amplifier?

5. Write some application of cascaded amplifier.

11.4. PROCEDURE:

18 1. Connections are made as per the circuit diagram. 2. The waveforms at the input and output are observed for cascade operations by varying the input frequency. 3. The biasing resistances needed to locate the Q-point are determined. 4. Set the input voltage as 1V and by varying the frequency, note the output voltage. 5. Calculate gain=20 log (Vo / Vin.) 6. A graph is plotted between frequency and gain.

11.5. RESULT: Thus, the Cascade amplifier was constructed and the gain was determined.

18

FIG.12.1 MODEL GRAPH

f1

FIG.12.2

f2

f (Hz)

TAB.12.1. FREQUENCY RESPONSE OF CASCODE AMPLIFIER Keep the input voltage constant (Vin) = Frequency (in Hz) Output Voltage (in volts) Gain = 20 log (Vo / Vin) (in dB)

12. CASCODE AMPLIFIER CIRCUIT

18 12.1. AIM: To construct a cascode amplifier circuit and to plot the frequency response characteristics. 12.2. APPARATUS REQUIRED: S.No. Name 1. Transistor 2. 3. 4. 5. 6. 7. Resistor Regulated power supply Signal Generator CRO Bread Board Capacitor Range BC107 22k,6 k,700 ,470 16 k,6.2 k,3.3 k 1.1 k (0-30)V (0-3)MHz 30 MHz 0.01F Quantity 2 1,1,1,1, 1,1,1, 1 1 1 1 1 3

12.3. THEORY: A cascode amplifier consists of a common emitter amplifier stage in series with a common base amplifier stage. It it one approach to solve the low impedance problem of a common base circuit. Transistor Q1 and its associated components operate as a common emitter amplifier, while the circuit of Q2 functions as a common base output stage. The cascade amplifier gives the high input impedance of a common emitter amplifier, as well as the good voltage gain and frequency performance of a common base circuit. 12.4. PROCEDURE: 1. Connections are made as per the circuit diagram. 2. The waveforms at the input and output are observed for cascode operations by varying the input frequency. 3. The biasing resistances needed to locate the Q-point are determined. 4. Set the input voltage as 1V and by varying the frequency, note the output voltage. 5. Calculate gain=20 log (Vo / Vin.) 6. A graph is plotted between frequency and gain.

REVIEW QUESTIONS: 1. What is meant by Cascoding?

18

2. What is the overall gain of the two stage cascaded amplifier?

3. What methods are used for cascading?

4. What is the disadvantage of direct coupled cascade amplifier?

5.Compare cascade amplifier with cascade amplifier.

12.5. RESULT: Thus, the Cascade amplifier was constructed and the gain was determined.

18

18