Aman Kumar’s Post

View profile for Aman Kumar

Staff Engineer Digital Functional Verification at Infineon Technologies

We won the best paper award at the DVCon U.S. for our paper titled "Saarthi: The First AI Formal Verification Engineer". Second time in a row :) Thanks to my co-authors Deepak Gadde, Keerthan Kopparam Radhakrishna and Djones Lettnin. Special thanks to our shepherd, Peter G. and our session chair, Paul Marriott. #dvcon_us #GenAI #Saarthi #FormalVerification

  • No alternative text description for this image
Ben Cohen

Book author on SystemVerilog Assertions, Verilog/VHDL/design & verification processes

1w

My feedback on the paper "Saarthi: The First AI Formal Verification Engineer." 1. This work is highly interesting and promising, representing the future of the field. 2. The main challenge for Saarthi will be creating clear, accurate requirements that can be easily converted into simple SVA assertions without additional support logic. 3. Challenges in AI processing of complex requirements: o Humans typically express requirements in natural language (e.g., English), which has inherent nuances and ambiguities. o Text descriptions often lack crucial information needed for effective SVA. o Requirements can be lengthy, incorporating complex timing diagrams, mode tables, and conditional statements. o An Agentic Workflow with human involvement may be more effective. ...MORE in the reply

Like
Reply

Congratulations, one of the best lecturer in DVcon US 2025. Very impressive work we at www.thewavechat.com totally think AI agents for the VLSI design flow is the way to enable future high scale chip designs. Gadi Laufer ([email protected])

Like
Reply
Deepak Gadde

Senior Engineer Digital Functional Verification

1w

Aman Kumar Meh...!!!😏 Wanna go for a hat-trick??? 🙃

Dan Yu

AI/ML Products for EDA

1w

Great work, presentation and well-prepared slides. Aman congrats on your 2nd award in a row. If I count correctly. 👍

Like
Reply

Congratulations! It was a great paper and session, plus it was an honour for me to be the chair, too!

Like
Reply
Peter G.

Sr. ASIC/FPGA Verification Engineer at Enfabrica

1w

Congratulations Aman! Very well deserved. You have won two years in a row now!

Sandeep K.

ERP Test Lead/Coordinator @ CooperVision | Oracle EBS, Agile, Software

1w

Well done Aman and entire team! We are so proud of you! 🙌🙌🙌

Like
Reply
Bhaskar Vedula

IP Design Verification Engineer @ Intel Corporation | Power Management | IEEE Senior member

1w

Congratulation Aman and team

Like
Reply

Well done Aman and team! Congratulations

Like
Reply
Keerthan Kopparam Radhakrishna

MS in Nanoelectronics, TU Dresden | AI Agents

1w

Congratulations Aman! Proud to be part of the team

Like
Reply
See more comments

To view or add a comment, sign in

Explore topics