Kees Propstra

The use of coherent transceiver technology helps edge networks span longer reaches with higher capacity, but it also comes with the trade-off of increased latency due to more signal processing from the DSP. What the different boundary conditions are and what it means for DSP building blocks is the topic of this weeks article. Enjoy the read. #dsp #latency #transceiver #photonics #ai #cluster #cloud #coherent #transceivers #effectphotonics

21

TMC170D is typically cascaded with TMC685D or TMC173D to increase the system gain.

14

🚨Great article on Teledyne's new products for the Space & Defense markets. 📻Of special note is the UHF to S-band low-noise amplifier. If SWaP-C is a challenge, you'll want to dive in headfirst on this one. https://lnkd.in/gQh77EnN

9

A very interesting blog by Giuseppe Piccolboni of Weebit Nano Ltd about the use of our #ReRAM for #neuromorphic applications

36

CHECK THIS OUT! Its not just conductivity at room temperature, more importantly how stable is the conductivity (On Resistance) as the temperature rises. The ramifications on SWaP with the #IdealSwitch are huge. For applications that are dominated by conductivity, #CircuitBreaker, #EFuse, #Contactors etc this #Power #Switch technology by Menlo Micro is a game changer!

19

Optical Interconnect Advances. Ayar Labs, a developer of optical interconnection technologies for chip-to-chip and machine-to-machine connectivity, has received $155 million in Series D funding from venture capitalists, AMD Ventures, Intel Capital, and Nvidia. The participation of industry giants highlights the importance of optical interconnects for next-generation AI and HPC machines. Ayar Labs plans to start commercializing its technology by mid-2026. #AI #HPC #M2M #C2C #OpticalInterconnect

11

3 Comments

We are bringing wireless audio into different level

5

1 Comment

HBM (High-Bandwidth Memory), which is based on DRAM products, is a crucial building block for data centers. The following article addresses some complex issues in building such products. https://lnkd.in/gSYcAxuN

1

7 best practices for designing vias in #RFPCBs ♦️1. Design the via to maintain low return loss at the input, especially when dealing with wide bandwidths extending into the GHz range. ♦️2. Ensure the presence of vias does not negatively impact the insertion loss. While insertion loss is not usually the focal point for vias, it is still a critical factor. ♦️3. Maintain a minimum spacing of  λ/10 between the ground vias. For instance, at 2.4 GHz, the clearance should be 6 mm. ♦️4. Place ground-connected vias near the PCB edges to reduce RF losses through the laminate. The EMFs are less confined near the edges. However, avoid placing them too close to the edge to prevent mechanical issues. ♦️5. For mmWave PCBs, implement a via fence around grounded coplanar waveguides to enhance high-frequency isolation. This technique also suppresses frequencies below a cut-off and prevents mmWave interference with other signals. ♦️6. Avoid return or stitching vias for slow-speed signals with rise times higher than 20 ns (e.g., GPIOs, I2C, and control signals) because such signals are less sensitive to impedance discontinuities. ♦️7. Prioritize transition methods and the implementation of return paths (e.g., stitching vias) for higher-frequency signals or those with fast rise times to minimize radiation or crosstalk. 💡Read the blog to learn 4 RF PCB via design challenges: https://lnkd.in/gTvqcWZr #HighFrequencyDesign #PCBDesign #ViaDesign #ElectricalEngineering

36

2 Comments

Tackling Data Retention in SSDs (by Anil Burra from Intelligent Memory) 🤩 "SSDs have conquered the market due to their speed, durability, energy efficiency, and small form factor. However, write endurance and data retention are concerns in #embedded and #industrial applications, especially as the technology moves to ever smaller nodes." (Anil Burra) With the scaling of #NAND #flash #technology to higher densities (e.g., Triple-Level-Cell or Quad Level-Cell) and smaller process nodes, data retention becomes more challenging due to increased cell-to-cell interference and reduced margins for charge storage. Therefore, newer #technologies may have shorter specified data retention periods compared to older, more robust #SLC (Single-Level-Cell) or #MLC (Mul ti-Level-Cell) #NAND products. Two key factors affect data retention, the period over which #flashmemory can store #data without loss or corruption, in #NANDflash cells: program/erase (P/E) cycling and operating temperature. A very big thank you to Anil Burra from Intelligent Memory for this insightful article via Electronic Specifier Ltd with more background and insights via the link below 💡🙏👇 - A very good read to an important TOPIC 🤩 https://lnkd.in/eqdH7-N2 #semiconductorindustry #semiconductormanufacturing #innovation #it #ai #ssd #datastorage #automotiveindustry #embeddedsystems #ic #computer #computing #iot #memory #chip #chips #technology #tech

50

1 Comment

Like salt goes with pepper, SonicEdge is demonstrating the power of silicon by combining speaker and microphone. Thanks to our pioneering developments in sound from ultrasound, which enables speakers with no mechanical vibrations and shrinking speakers to 1/10th their size, we can integrate minute speaker and mic in a single package. Because that's what silicon does best - it scales and integrates. Just as Moore's Law predicts for circuits, we're doubling sound output every two years from the same tiny space.

57

5 Comments

When you launch a new, market leading product, you are by definition offering a "sole source" solution. And if you operate in the world of semiconductors, that can be a scary proposition, with the worldwide shortages of a few years ago still fresh in the memory. So how do you encourage customers to take the plunge? Firstly, ensure your innovation is truly valuable from the customer's perspective. Be the difference that enables their engineers to build a better mousetrap, their marketing team to create a differentiated proposition, their sales organisation to sell successfully against the competition. Secondly, fully commit to the program. With leadership comes responsibility, invest in capacity and NPI roadmaps that mean your customers can trust in your innovation for the long term. Finally, enlarge the market. If you have something truly valuable to offer, your customers will ask your competitors to introduce alternatives. Don't inhibit this, encourage it, work with standards bodies to open up the technology and trust that your first-mover advantage will drive your success. Nexperia's latest CCPAK1212 power MOSFETs are truly best-in-class, enabling new levels of performance in power-hungry applications that some customers will undoubtedly be able to exploit. Both the wafers and the package are built on new production lines with plenty of capacity. The design has been registered with the JEDEC standards organisation and there will be a succession of new products employing this package across a range of voltages, including AEC-Q101 devices for automotive applications. This is how innovation happens. If we all only build what already exists, our industry comes to stop. With the CCPAK1212, Nexperia is once again raising the bar in power MOSFET packaging technology. #nexperia #powermos #CCPAK1212

51

Great OFC coverage by LightCounting. TeraSignal’s Intelligent Re-Driver in CMOS is changing the power, reliability and performance calculus between DSP and LPO modules.

27

MODULAR SCALABLE Silicon Photonics GUARANTEED: INSIDE OpenLight WITH Adam Carter. We get many questions from young photonics companies trying to scale up production to serve new markets and increase their turnover. And that’s where Optica can help. We have access to the leading CEOs and CTOs in over 600 photonics businesses who have a wealth of experience and are willing to share their advice with others. NEW INTERVIEW SERIES In this long-form interview series hosted on our YouTube channel, we explore the business strategies being developed by industry leaders. I’m joined at the questioner's table by Michael Hochberg, an authority in the Silicon Photonics industry. https://lnkd.in/d9TPJexs For this edition, we sat down with Dr Adam Carter, the CEO at OpenLight. Formed as a joint venture between Juniper Networks and Synopsys Inc, the company has a proven ability to integrate lasers, optical amplifiers, DFBs, EA-modulators, and photodetectors on a single chip. They grant their customers access to a comprehensive library of photonics components that are heterogeneously integrated on the PASIC. OpenLight’s approach removes the need to source and package separate lasers on silicon photonics chips and improves device performance. In our interview, Adam explains that their approach will be key to producing next-generation, pluggable transceivers for datacenters and AI/ML applications. We discuss their partnership with Optica corporate member Jabil. This move is to meet the needs of the global Silicon Photonics market, which, according to some reports, is expected to grow in value to around US$8.3 billion by 2030. Earlier this year, they also announced strategic partnerships with Optica members like VLC Photonics (Hitachi Group), an end-to-end integrated photonics services firm, now part of the Hitachi group. VLC Photonics now offers design and test services using the OpenLight process design kit (PDK). The collaboration increases the number of designs that OpenLight can support at any one time on the Tower Semiconductor PH18DA process. We also spotted a similar agreement with Optica corporate member Spark Photonics in the US. Who is Adam? Dr Adam Carter has more than 25 years of experience at large and small companies. He is perhaps best known for being chief commercial officer at Foxconn Interconnect Technology (FIT), Cisco, and, earlier, at Oclaro at the time of its acquisition by Lumentum. Originally from the UK, we started by asking Adam to sketch what it was like when the Telecom Bubble burst at the start of this Millennium. I hope you enjoy this conversation. Feedback encouraged.

86

6 Comments

Check out my new blog on using our #radhard #MCU to reconfigure #Space deployed #FPGA. Please reach out if you have interest and we can provide specific details on how to deploy

13