“It was a pleasure to work with Aditya during the R/GA + Techstars accelerator. He has high caliper knowledge in both software and hardware but more importantly he works with a smile and invites everyone into his work process!”
Aditya Bansal
White Plains, New York, United States
979 followers
500+ connections
About
I am an electronics engineer at heart who loves building physical products which simplify…
Activity
-
🏈 Football legend Peyton Manning calls our partnership with Nationwide a “Big W!” Find out how our safety tech is transforming workers’ comp…
🏈 Football legend Peyton Manning calls our partnership with Nationwide a “Big W!” Find out how our safety tech is transforming workers’ comp…
Liked by Aditya Bansal
-
Kinetic is hiring a Director of Loss Control - Workers' Compensation https://lnkd.in/gFmazxc8 via @greenhouse
Kinetic is hiring a Director of Loss Control - Workers' Compensation https://lnkd.in/gFmazxc8 via @greenhouse
Liked by Aditya Bansal
-
I am finally taking that next step in my career, after telling myself I should have done this years ago. I am headed back into the classroom to earn…
I am finally taking that next step in my career, after telling myself I should have done this years ago. I am headed back into the classroom to earn…
Liked by Aditya Bansal
Experience
Education
-
Purdue University
-
Activities and Societies: IEEE, ECE Graduate Student Association
- Graduate Research Assistant (2004-2007) under Prof. Kaushik Roy, Nanoelectronics Research Laboratory.
- Represented School of ECE in Peer Mentoring Program organized by Graduate School of Purdue University, 2006-07.
- President of Electrical and Computer Engineering Graduate Student Association (ECEGSA), 2005-2006. -
-
- Graduate Research Assistant, Dr. Kaushik Roy, Nanoelectronics Research Laboratory, Summer 2003.
- Teaching Assistant, ‘Microprocessor Systems and Interfacing’ EE362, from Fall 2002 to Spring 2004, Purdue University.
- Teaching Assistant, ‘Introduction to Digital System Design’ EE270, in Summer 2003, Purdue University.
- Teaching Assistant, ‘Linear Circuit Analysis II’ EE202, Spring 2002, Purdue University.
- Teaching Assistant, ‘Electronic Measurement Techniques’ EE207, Fall 2001,…- Graduate Research Assistant, Dr. Kaushik Roy, Nanoelectronics Research Laboratory, Summer 2003.
- Teaching Assistant, ‘Microprocessor Systems and Interfacing’ EE362, from Fall 2002 to Spring 2004, Purdue University.
- Teaching Assistant, ‘Introduction to Digital System Design’ EE270, in Summer 2003, Purdue University.
- Teaching Assistant, ‘Linear Circuit Analysis II’ EE202, Spring 2002, Purdue University.
- Teaching Assistant, ‘Electronic Measurement Techniques’ EE207, Fall 2001, Purdue University. -
-
Activities and Societies: Chairman of Electrical Engineering Society (EES) at IT-BHU, India, 2000-2001. Convener of IEE (UK), Students’ Chapter at IT-BHU, India, 2000-2001.
-
-
Patents
-
Estimating delay deterioration due to device degradation in integrated circuits
Issued USPTO
A method for estimating delay deterioration in an integrated circuit comprising estimating degradation in at least one characteristic of each device defined within the integrated circuit using voltages and logic values monitored during a simulation of the digital circuit. Generating an end-of-life netlist in which the at least one device characteristic of each device has been modified to reflect the estimated degradation or estimating a change in timing delay of each device directly from the…
A method for estimating delay deterioration in an integrated circuit comprising estimating degradation in at least one characteristic of each device defined within the integrated circuit using voltages and logic values monitored during a simulation of the digital circuit. Generating an end-of-life netlist in which the at least one device characteristic of each device has been modified to reflect the estimated degradation or estimating a change in timing delay of each device directly from the estimated degradation of the at least one characteristic of each device. A timing analysis is performed using the estimated change in timing delay of each device to determine circuit path delays. The timing analysis is static or statistical.
Languages
-
Hindi
-
Recommendations received
1 person has recommended Aditya
Join now to viewMore activity by Aditya
-
I just published a more detailed paper about the intrinsic jitter in CMOS gates in Circuits, Systems and Signal Processing: "Understanding and…
I just published a more detailed paper about the intrinsic jitter in CMOS gates in Circuits, Systems and Signal Processing: "Understanding and…
Liked by Aditya Bansal
-
Looking to enhance safety management? Meet our AI tools for safety 🦺 ✅ Take pictures of your facility. ✅ Ask AI to identify potential safety…
Looking to enhance safety management? Meet our AI tools for safety 🦺 ✅ Take pictures of your facility. ✅ Ask AI to identify potential safety…
Liked by Aditya Bansal
-
A pleasure to host my collaborators from the NeuroSoC Horizon Europe consortium in London for our general assembly meeting. We managed to have a…
A pleasure to host my collaborators from the NeuroSoC Horizon Europe consortium in London for our general assembly meeting. We managed to have a…
Liked by Aditya Bansal
-
Primary is the only VC firm on Newsweek's list of America's Most Loved Workplaces, featured alongside top companies like Databricks, Palo…
Primary is the only VC firm on Newsweek's list of America's Most Loved Workplaces, featured alongside top companies like Databricks, Palo…
Liked by Aditya Bansal
Other similar profiles
Explore collaborative articles
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
Explore MoreOthers named Aditya Bansal in United States
-
Aditya Bansal
Global Service Excellence Head (or Center of Excellence Head) within Digital Workplace Services (DWP) Business Unit at HCL Technologies (Infrastructure Services Division)
-
Aditya Bansal
Analytics & Finance
-
Aditya Bansal
-
Aditya Bansal
Machine Learning Engineer at Adobe | CMU
30 others named Aditya Bansal in United States are on LinkedIn
See others named Aditya Bansal