Storage Area Networks

The Three-Level ANSI-SPARC Architecture

Last Updated : 13 Feb, 2020

In 1971, DBTG(DataBase Task Group) realized the requirement for a two-level approach having views and schema and afterward, in 1975, ANSI-SPARC realized the need for a three-level approach with the three levels of abstraction comprises of an external, a conceptual, and an internal level. The three-level architecture aims to separate each user’s view of the database from the way the database is physically represented.

External level: It is the view how the user views the database. The data of the database that is relevant to that user is described at this level. The external level consists of several different external views of the database. In the external view only that entities, attributes, and relationships are included that the user wants. The different views may have different ways of representing the same data. For example, one user may view name in the form (firstname, lastname), while another may view as (lastname, firstname).
Conceptual level: It is the community view of the database and describes what data is stored in the database and represents the entities, their attributes, and their relationships. It represents the semantic, security, and integrity information about the data. The middle-level or the second-level in the three-level architecture is the conceptual level. This level contains the logical structure of the entire database, it represents the complete view of the database that the organization demands independent of any storage consideration.
Internal level: At the internal level, the database is represented physically on the computer. It emphasizes the physical implementation of the database to do storage space utilization and to achieve the optimal runtime performance, and data encryption techniques. It interfaces with the operating system to place the data on storage files and build the storage space, retrieve the data, etc.

Storage Area Networks

R

rn540

Improve

Article Tags :

Similar Reads

Levels in a File Management System

Prerequisite - File System The management of files and the management of device are interlinked with each other. Given below is an hierarchy used to perform the required functions of an I/O system efficiently. The highest level module called Basic File System passes the information given to it to Lo

Introduction of Shared Memory Segment

Introduction of Shared Memory Segment :The quickest kind of IPC accessible is shared memory. There is no kernel participation in transmitting data between processes after the memory is mapped into the address space of the processes that are sharing the memory region. However, some type of synchroniz

Storage Area Networks

A dedicated, fast network that gives storage devices network access is called a Storage Area Network (SAN). SANs are generally made up of several technologies, topologies, and protocols that are used to connect hosts, switches, storage elements, and storage devices. SANs can cover several locations.

Serial I/O Lines in 8085 Microprocessor

Introduction : The 8085 microprocessor is a widely used 8-bit microprocessor that was developed by Intel. One of the important features of the 8085 microprocessor is its ability to support serial input/output (I/O) operations. The 8085 microprocessor has two dedicated pins, namely, the Serial Data I

SPARC Full Form

SPARC or Scalable Processor Architecture, is a ISA that is build with the principals of RISC. Designed by Sun Microsystems in 1987, its first processor had a 32-bit integer unit, and implemented 32, 64 and 128-bit floating-point operations. The structure was designed in a manner that focused on impr

UltraSPARC Architecture

UltraSPARC Architecture belongs to the SPARC (Scalable Processor Architecture) family of processors. This architecture is suitable for wide range of microcomputers and supercomputers. UltraSPARC is example of RISC (Reduced Instruction Set Computer). UltraSPARC architecture: Memory: Memory consists o

What is Ultra Large-Scale Integration?

ULSI stands for Ultra Large-Scale Integration.ULSI was introduced in the year 1984. ULSI integrates millions of transistors on a single silicon semiconductor microchip.ULSI circuits have more than 3 million CPC (cost per click). The number of transistors placed on ULSI is more than 1,000,000 and the

COA(Computer Organization & Architecture) Exam Experience

Exam Experience: Computer Organization and Architecture (COA) at IMEC CollegeStep 1: IntroductionRecently, I undertook the examination for Computer Organization and Architecture at IMEC College in Sagar. This exam provided a comprehensive evaluation of my knowledge and skills in the subject, coverin

Simplified Instructional Computer (SIC)

Simplified Instructional Computer (SIC) is a hypothetical computer that has hardware features that are often found in real machines. There are two versions of this machine: SIC standard ModelSIC/XE(extra equipment or expensive)Object programs for SIC can be properly executed on SIC/XE which is known

Cray T3E Architecture

Cray T3E architecture are microprocessor for super-computing system. Cray T3E is a RISC(Reduced Instruction Set Computer) architecture which is very powerful microprocessors. T3E systems contain a large number of processing elements (PE). Each PE consists of a DEC Alpha EV5 RISC microprocessor. Desi