Skip to content

Add custom naming to VIO probes #2483

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
May 30, 2023
Merged

Add custom naming to VIO probes #2483

merged 1 commit into from
May 30, 2023

Conversation

martijnbastiaan
Copy link
Member

Clone of #2478. See #2478 (comment).

@mergify mergify bot mentioned this pull request May 30, 2023
2 tasks
Base automatically changed from vioprobe-signal-attrs to master May 30, 2023 11:08
A design with VIO probes is inspected (through the GUI of the
synthesis tool) when programmed on an FPGA. It therefore makes sense
to give each individual probe a logical name.

The names of in- and output ports should be given as two `Vec`tor of
`Strings`, where the length should match the number of probes.
@martijnbastiaan martijnbastiaan enabled auto-merge (squash) May 30, 2023 11:39
@martijnbastiaan martijnbastiaan merged commit 06f8c5c into master May 30, 2023
@martijnbastiaan martijnbastiaan deleted the vioprobe-names branch May 30, 2023 12:24
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants